Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1995-06-07
1997-04-01
Kunemund, Robert
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438712, H01L 2120
Patent
active
056162138
ABSTRACT:
A method of etching Group III-V semiconductor materials wherein a plasma of methane, hydrogen and freon is provided in a reactive ion etching chamber having a semiconductor substrate therein and maintaining the substrate to be etched at an elevated temperature of about 100.degree. C. in vacuum conditions of from about 1 to about 100 milliTorr. The temperature range utilized herein is substantially higher than the temperatures used in prior art reactive ion etching of Group III-V compositions and provides substantially superior results as compared with tests of reactive ion etching using all materials and parameters used herein except that the temperature of the substrate being etched was about 34.degree. C. The amount of methane can be from a flow rate of about 5 zero to about 50 SCCM and preferably about 10 SCCM, the flow rate of hydrogen can be from about zero to about 40 SCCM and preferably about 30 SCCM and the flow rate of freon can be from about 5 to about 50 SCCM and preferably about 17 SCCM. By this procedure, functional InAlAs/InGaAs heterojunction bipolar transistors (HBTs) and HBT circuits can be fabricated using a dry etch. Also, self-aligned small geometry structures such as, for example, emitter HBTs and ring oscillator and comparator circuits composed of HBTs and both electronic and optical devices, such as lasers, can be fabricated using the above described procedures.
REFERENCES:
patent: 4372807 (1983-09-01), Vossen, Jr. et al.
patent: 4547261 (1985-10-01), Maa et al.
patent: 4618398 (1986-10-01), Nawata et al.
patent: 4742026 (1988-05-01), Vatus et al.
patent: 4786361 (1988-11-01), Sekine et al.
patent: 4830705 (1989-05-01), Loewenstein et al.
patent: 4855017 (1989-08-01), Douglas
patent: 4872944 (1989-10-01), Rufin et al.
patent: 4925813 (1990-05-01), Autier et al.
patent: 5017511 (1991-05-01), Elkind et al.
patent: 5068007 (1991-11-01), Rogers et al.
patent: 5074955 (1991-12-01), Henry et al.
patent: 5079130 (1992-01-01), Derkits, Jr.
patent: 5168071 (1992-12-01), Fullowan et al.
patent: 5338394 (1994-08-01), Faithimulla et al.
patent: 5347149 (1994-09-01), Bayraktaroglu
patent: 5474652 (1995-12-01), Henderson et al.
Henderson Timothy S.
Plumton Donald L.
Donaldson Richard L.
Goudreau George A.
Kesterson James C.
Kunemund Robert
Skrehot Michael K.
LandOfFree
Method of dry etching InAlAs and InGaAs lattice matched to InP does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of dry etching InAlAs and InGaAs lattice matched to InP, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of dry etching InAlAs and InGaAs lattice matched to InP will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-536067