Static information storage and retrieval – Floating gate – Particular biasing
Patent
1988-04-07
1990-05-29
Hecker, Stuart N.
Static information storage and retrieval
Floating gate
Particular biasing
365182, 365184, 357 235, G11C 700, G11C 1140, H01L 2978
Patent
active
049301055
ABSTRACT:
A memory cell of a nonvolatile semiconductor memory device includes a P conductive type semiconductor substrate, first and second diffusion layers of an N conductivity type, formed in the substrate, a channel region formed in the surface region of the substrate, and which is located between the first and second diffusion layers, a floating gate electrode formed on the channel region, and a control gate electrode formed on the floating gate electrode. The memory cell further includes a third diffusion layer of the N conductivity type, and formed between the first layer and the channel region, the third layer having an impurity concentration lower than that of the first layer.
REFERENCES:
patent: 4448400 (1984-05-01), Harrari
patent: 4467453 (1984-08-01), Chiu et al.
patent: 4652897 (1987-03-01), Okuyama et al.
patent: 4725980 (1988-02-01), Wakimoto et al.
patent: 4754320 (1988-06-01), Mizutani et al.
patent: 4788663 (1988-11-01), Tanaka et al.
patent: 4794565 (1988-12-01), Wu et al.
patent: 4812898 (1989-03-01), Sumihiro
patent: 4870615 (1989-09-01), Marayama
Abe Isao
Kobayashi Ichiro
Maruyama Tadashi
Matsumoto Osamu
Murata Hiroyoshi
Garcia Alfonso
Hecker Stuart N.
Kabushiki Kaisha Toshiba
LandOfFree
Nonvolatile semiconductor memory device with a double gate struc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device with a double gate struc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device with a double gate struc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-525730