Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1997-12-02
2000-02-22
Ballato, Josie
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
324754, 324758, G01R 3102
Patent
active
060284366
ABSTRACT:
An interconnect apparatus for testing bare semiconductor dice comprises raised contact members on a semiconductive substrate. The contact members are covered with an insulation layer and a conductive cap connected by a conductive trace to a testing circuit. The trace is covered with coaxial layers of a silicon containing insulation and a metal for shielding the trace from "cross-talk" and other interference. An apparatus for simultaneous testing of multiple dies on a wafer has thermal expansion characteristics matching those of the semiconductor die or wafer and provides clean signals.
REFERENCES:
patent: 4899107 (1990-02-01), Corbett et al.
patent: 4937653 (1990-06-01), Blonder et al.
patent: 5073117 (1991-12-01), Malhi et al.
patent: 5123850 (1992-06-01), Elder et al.
patent: 5177439 (1993-01-01), Liu et al.
patent: 5302891 (1994-04-01), Wood et al.
patent: 5323035 (1994-06-01), Leedy
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5378981 (1995-01-01), Higgins
patent: 5402077 (1995-03-01), Agahdel et al.
patent: 5406210 (1995-04-01), Pedder
patent: 5451165 (1995-09-01), Cearley-Cabbiness et al.
patent: 5469072 (1995-11-01), Williams et al.
patent: 5475317 (1995-12-01), Smith
patent: 5478779 (1995-12-01), Akram
patent: 5483741 (1996-01-01), Akram et al.
patent: 5506514 (1996-04-01), Difrancesco
patent: 5517752 (1996-05-01), Sakata et al.
patent: 5565767 (1996-10-01), Yoshimizu et al.
patent: 5572140 (1996-11-01), Lim et al.
patent: 5678301 (1997-10-01), Gochnour et al.
Akram Salman
Hembree David R.
Wood Alan G.
Ballato Josie
Micro)n Technology, Inc.
Sundaram T. R.
LandOfFree
Method for forming coaxial silicon interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming coaxial silicon interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming coaxial silicon interconnects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-523289