Method of making a semiconductor device with moisture impervious

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437231, 437978, H01L 2144

Patent

active

057337977

ABSTRACT:
A moisture impervious film 24 such as silicon nitride is formed under an interlayer insulating film, covering the active region of an IC chip. The interlayer insulating film is formed, for example, by lamination of a silicon oxide film, a spin-on-glass (SOG) film, and another silicon oxide film. Moisture (H.sub.2 O) is intercepted by the moisture impervious film and does not reach the active region. It is possible to avoid the conductivity type inversion at the surface of a p-type well region in the active region and to suppress the corrosion of wiring layers, improving the reliability of the IC chip. The moisture impervious film is not limited to be formed at the layer under the silicon oxide film, but it is sufficient only if the film is formed at the layer under the SOG film.

REFERENCES:
patent: 4668973 (1987-05-01), Dawson et al.
patent: 4885262 (1989-12-01), Ting et al.
patent: 4894351 (1990-01-01), Batty
patent: 4986878 (1991-01-01), Malazgirt et al.
patent: 4997790 (1991-03-01), Woo et al.
patent: 5003062 (1991-03-01), Yen
patent: 5215933 (1993-06-01), Araki
patent: 5231054 (1993-07-01), Kosugi
patent: 5252515 (1993-10-01), Tsai et al.
patent: 5254497 (1993-10-01), Liu et al.
patent: 5262352 (1993-11-01), Woo et al.
patent: 5275972 (1994-01-01), Ogawa et al.
patent: 5283202 (1994-02-01), Pike, Jr. et al.
patent: 5284801 (1994-02-01), Page et al.
patent: 5316975 (1994-05-01), Maeda
patent: 5324690 (1994-06-01), Gelatos et al.
patent: 5328553 (1994-07-01), Poon
patent: 5334552 (1994-08-01), Homma
patent: 5334554 (1994-08-01), Lin et al.
patent: 5352630 (1994-10-01), Kim et al.
patent: 5364818 (1994-11-01), Ouellet
patent: 5376590 (1994-12-01), Machida et al.
patent: 5406104 (1995-04-01), Hirota et al.
patent: 5424570 (1995-06-01), Sardella et al.
patent: 5459105 (1995-10-01), Matsuura
patent: 5461254 (1995-10-01), Tsai et al.
patent: 5472913 (1995-12-01), Havemann et al.
patent: 5476817 (1995-12-01), Numata
patent: 5506177 (1996-04-01), Kishimoto et al.
patent: 5512513 (1996-04-01), Machida et al.
patent: 5556806 (1996-09-01), Pan et al.
Wolf et al., "Silicon Processing for the VLSI Era", vol. II, 1990, Lattice Press, p. 273-276.
K. Tatsuuma, et al., Technical Research Report of the Institute of Electronics, Information and Communication Engineers, Silicon Devices and Materials, Hot Carrier Effects, SDM-90-123 (Nov. 20, 1993).
1993 Proceedings Tenth International VLSI Multilevel Interconnection Conference (VMIC); "Field Inversion in CMOS Double Metal Circuits Induced by Water from Outside"; Takahisa Yamaha, Yushi Inoue, Osamu Hanagasaki and Takahiko Hotta; VMIC Catalog No. 93ISMIC-102.
1994 Proceedings Eleventh International VLSI Multilevel Interconnection Conference (VMIC); "Moisture-Blocking Mechanism of ECR-Plasma SiO2 and High Reliable Performance of Multilevel A1 Metalization"; M. Doki, H. Watatani, S. Okuda and Y. Furumura; VMIC Catalog No. 94ISMIC-103.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making a semiconductor device with moisture impervious does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a semiconductor device with moisture impervious, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device with moisture impervious will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-51347

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.