Fishing – trapping – and vermin destroying
Patent
1996-07-29
1998-03-31
Chaudhari, Chandra
Fishing, trapping, and vermin destroying
437 44, 437158, 437947, H01L 21266
Patent
active
057337926
ABSTRACT:
A method for ion-implantation of a first conductivity impurity into a substrate of the same conductivity type to form pocket regions at positions in the inside edge portion of source/drain regions of a second conductivity type in a MOSFET having gate electrodes with side wall silicon oxide films. Semiconductor epitaxial layers are formed on the source/drain regions of a high selectivity to the side wall oxide films so that the epitaxial layers have facets which face to the side wall oxide films and the facets are almost linearly sloped down to bottom portions of the side wall oxide films. The first conductivity type impurity is implanted into the substrate at its limited positions in the vicinity of the inside edge portion of the source/drain regions by using the epitaxial layers with the facets and the side wall oxide films as masks in an oblique direction tilted by a tilting angle .theta. from the normal of a surface of the substrate, wherein the angle .theta. satisfies an equation represented by .theta..ltoreq..theta..sub.1 where:.theta..sub.1 is an angle by which the facets are tilted from the normal of the surface substrate, and a thickness of the silicon selective growth layers satisfies an equation Tepi>(Xj'/tan .theta.)-Xj where: Tepi is the thickness of the silicon selective growth layers except for the facet portions; Xj is a junction depth of the source/drain diffusion regions; and Xj' is a distance between a top edge portion of each of the source/drain diffusion regions and a bottom side edge of each of the side wall oxide films.
REFERENCES:
patent: 4377899 (1983-03-01), Otani et al.
patent: 5158901 (1992-10-01), Kosa et al.
patent: 5444007 (1995-08-01), Tsuchiaki
Chaudhari Chandra
NEC Corporation
LandOfFree
MOS field effect transistor with improved pocket regions for sup does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS field effect transistor with improved pocket regions for sup, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS field effect transistor with improved pocket regions for sup will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-51283