Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-06-08
2000-02-22
Zarabian, A.
Static information storage and retrieval
Floating gate
Particular biasing
36518909, 365208, G11L 1300
Patent
active
RE0365793
ABSTRACT:
A sense circuit for reading EPROM and ROM type memory cells employs a circuit for generating an offsetting current which is exempt of error during transients and which thus permits to achieve a reduced access time. On the other hand, the sense circuit maintains the intrinsic advantages of a current-offset sensing architecture which is represented by a substantially unlimited operating voltage range toward the maximum value VCC.sub.max. The current generating circuit is driven by means of a supplementary row of cells which is decoded at every reading and which replicates, during transients, the behaviour of the row selected for the reading.
REFERENCES:
patent: 4604732 (1986-08-01), van Tran
patent: 4649301 (1987-03-01), Van Tran
patent: 4661926 (1987-04-01), Lee
patent: 4670675 (1987-06-01), Donoghue
patent: 4713797 (1987-12-01), Morton
patent: 4727519 (1988-02-01), Morton
patent: 4949307 (1990-08-01), Campardo
patent: 4974207 (1990-11-01), Hashimoto
patent: 5025417 (1991-06-01), Miyamoto et al.
patent: 5091888 (1992-02-01), Akaogi
patent: 5117394 (1992-05-01), Amin et al.
patent: 5148063 (1992-09-01), Hotta
patent: 5267202 (1993-11-01), Dallabora et al.
patent: 5270590 (1993-12-01), Pascucci
patent: 5276644 (1994-01-01), Pascucci et al.
Compardo et al., "L'amplificatore di lettura nei Dispositivi di Memoria EPROM," Journal Alta Frequenza, vol. LVII, No. 6, Jul.-Aug. 1988.
Nakai, Hiroto, et al., "A 36ns 1Mbit CMOS EPROM with new data sensing technique", 1990 Symposium on VLSI Circuits Digest of Technical Papers, pp. 95-96.
Gastaldi, Roberto, et al., "A 1-Mbit CMOS EPROM with Enhanced Verification", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, 1988, pp. 1150-1156.
Olivo Marco
Pascucci Luigi
Carlson David V.
Santarelli Bryan A.
SGS--Thomson Microelectronics S.r.l.
Zarabian A.
LandOfFree
Sense circuit for reading data stored in nonvolatile memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense circuit for reading data stored in nonvolatile memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense circuit for reading data stored in nonvolatile memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-510957