Boots – shoes – and leggings
Patent
1992-06-22
1995-07-11
Gossage, Glenn
Boots, shoes, and leggings
395325, 395375, 364DIG1, G06F 1314, G06F 930
Patent
active
054329183
ABSTRACT:
A method and apparatus for controlling memory access operations of a pipelined processor using a "write queue" are described. The write queue temporarily stores addresses of writes not yet made in memory. Each write queue entry includes a write-read conflict bit. When an entry is first put into the write queue, the write-read conflict bit is cleared. When a subsequent memory read request occurs, the address of the read request is compared to the addresses stored in the write queue. If there is a match, the write-read conflict bit in the matching entry is set. If after this comparison no conflict bits are set, the read is allowed to proceed to memory before the queued writes. On the other hand, if any conflict bits are set, the read is prevented from proceeding. The conflict bits are cleared as the queued writes are performed in memory. Also, the write queue is able to accept additional entries while a read request is stalled. In a preferred arrangement, data-stream reads (D-reads) are given priority over instruction-stream reads (I-reads), and separate conflict bits are used to indicate D-read conflicts and I-read conflicts. In this fashion, the fetching of data and the fetching of instructions are stalled and resumed independently when conflicts arise.
REFERENCES:
patent: Re32493 (1987-09-01), Matsumoto et al.
patent: 4766535 (1988-08-01), Auerbach et al.
patent: 4789925 (1988-12-01), Lahi
patent: 4875160 (1989-10-01), Brown, III
patent: 4891753 (1990-01-01), Budde et al.
patent: 4933901 (1990-06-01), Tai et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5142631 (1992-08-01), Murray et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5155843 (1992-11-01), Stamm et al.
patent: 5224214 (1993-06-01), Rosich
Acosta et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transactions in Computers C-35 (Sep. 1986) No. 9, New York, N.Y., pp. 815-828.
Matsumoto et al., "A High-Performance Architecture for Variable Length Instructions", Systems & Computers in Japan, No. 3 (May 1985), Washington D.C., pp. 19-28.
Fossum et al., "New VAX Squeezes Mainframe Power Into Mini Package", Computer Design, vol. 24, No. 3 (Mar. 1985), Littleton, Mass., pp. 173-181.
Digital Equipment Corporation
Gossage Glenn
Hudgens Ronald C.
Thompson James F.
LandOfFree
Method and apparatus for ordering read and write operations usin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for ordering read and write operations usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for ordering read and write operations usin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-510523