Boots – shoes – and leggings
Patent
1991-10-04
1994-08-23
Lee, Thomas C.
Boots, shoes, and leggings
395325, 395550, 364240, 364271, 36492793, 36492797, 36492798, 36492799, 364950, 3649503, 3649775, 364DIG2, G06F 1342, G06F 1338, G06F 1300
Patent
active
053415086
ABSTRACT:
A processing unit tightly couples to a system bus and includes a local memory which is accessible from such bus. The processing unit includes a high performance microprocessor which tightly couples to the local memory through a high speed synchronous bus shared with a plurality of synchronous state machines. A microprocessor internal bus state machine and the plurality of state machines control local bus accesses for transferring commands generated by the microprocessor and commands transferred from the system bus under the control of an external state machine for execution by a local memory state machine and the processor state machine, respectively, which also couples to the system bus.
REFERENCES:
patent: 4041472 (1977-08-01), Shah et al.
patent: 4779089 (1988-10-01), Theus
patent: 4932040 (1990-06-01), Barlow
patent: 5062037 (1991-10-01), Shorter et al.
patent: 5063500 (1991-11-01), Shorter
patent: 5097437 (1992-03-01), Larson
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5220651 (1993-06-01), Larson
patent: 5237567 (1993-08-01), Nay et al.
patent: 5253347 (1993-10-01), Bagnoli et al.
Joyce Thomas F.
Keeley James W.
Bull HN Information Systems Inc.
Driscoll Faith F.
Harrity Paul
Lee Thomas C.
Solakian John S.
LandOfFree
Processing unit having multiple synchronous bus for sharing acce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing unit having multiple synchronous bus for sharing acce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing unit having multiple synchronous bus for sharing acce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-509807