Boots – shoes – and leggings
Patent
1992-12-22
1994-08-23
Bowler, Alyssa H.
Boots, shoes, and leggings
3642306, 364239, 364242, 3642616, 3642617, 3642624, 3642628, 3642629, 3642631, 3642633, 3642656, 3642684, 3642686, 3642715, 3642758, 3642815, 3642719, 364DIG1, 364DIG2, G06F 930, G06F 934, G06F 13376, G06F 938
Patent
active
053414829
ABSTRACT:
An instruction eases exception handling in a data processing system having one or more parallel pipelined execution units by permitting the central processing unit to complete instructions currently being processed by the execution units, but preventing further instructions from being initiated until all currently executing instructions have been completed and all outstanding exception conditions have been resolved. After all the instructions preceding the DRAIN instruction of the present invention in the program instruction sequence have been executed, the central processing unit can continue to execute the sequential program instructions when no arithmetic exception has been identified, or can invoke an exception handling procedure when an arithmetic exception has been identified. The instruction is typically positioned in an instruction sequence after an instruction that has high degree of probability of resulting in the identification of an arithmetic exception condition. The DRAIN instruction permits the source of the exception to be localized and permits the response to all arithmetic exceptions associated with instructions initiated before the DRAIN instruction, but identified after the execution of the DRAIN instruction, to be handled in the same context environment in which the instruction was initiated.
REFERENCES:
patent: 3553654 (1971-01-01), Crane
patent: 3696340 (1972-10-01), Matsushita et al.
patent: 3700874 (1972-10-01), Heightley
patent: 4021655 (1977-05-01), Healey et al.
patent: 4161031 (1979-07-01), Olander, Jr. et al.
patent: 4338675 (1982-07-01), Palmer et al.
patent: 4379338 (1983-04-01), Nishitani et al.
patent: 4429370 (1984-01-01), Blau et al.
patent: 4443849 (1984-04-01), Ohwada
patent: 4484259 (1984-11-01), Palmer et al.
patent: 4589065 (1986-05-01), Auslander et al.
patent: 4608688 (1986-08-01), Hansen et al.
patent: 4622650 (1986-11-01), Kulisch
patent: 4641305 (1987-02-01), Joyce et al.
patent: 4715013 (1987-12-01), MacGregor et al.
patent: 4755966 (1988-07-01), Lee et al.
patent: 4760519 (1988-07-01), Papworth
patent: 4773035 (1988-09-01), Lee et al.
patent: 4788655 (1988-04-01), Nakayama et al.
patent: 4797816 (1989-01-01), Uchiyama et al.
patent: 4817048 (1989-03-01), Rawlinson et al.
patent: 4823256 (1989-04-01), Bishop et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4879676 (1989-11-01), Hansen
Siewiovek, "Intel Microprocessors: 8008 to 8086", Computer Structures: Principles and Examples, Chapter 37, pp. 623-633 (1990).
Motorola, "MC68020 32-Bit Microprocessor User's Manual", pp. A-1, A-2, A-3, A-4, B-3, B-5, B-61, B-62, B-165, 6-5, 6-6, 6-7, 6-8, 6-10, 6-20, 6-21, and 9-28, (1985).
Przybylski, "Organization and VLSI Implementation of MIPS," Journal of VLSI and Computer Systems, vol. 1, No. 2, pp. 170-209 (1984).
Smith, "Implementation of Precise Interrupts in Pipelined Processors," The 12th Annual International Symposium on Computer Architecture, pp. 36-44 (1985).
David A. Patterson, John L. Hennessey; Computer Architecture A Quantitative Approach; 1990; pp. 214-216.
Bhandarkar Dileep
Cardoza Wayne
Cutler David N.
Orbits David A.
Witek Richard T.
Bowler Alyssa H.
Digital Equipment Corporation
Pan Daniel H.
LandOfFree
Method for synchronization of arithmetic exceptions in central p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for synchronization of arithmetic exceptions in central p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for synchronization of arithmetic exceptions in central p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-509275