System of transferring data in a multi-CPU arrangement using add

Details System of transferring data in a multi-CPU arrangement using add System of transferring data in a multi-CPU arrangement using add

1991-08-09

1994-08-23

Bowler, Alyssa H.

Boots, shoes, and leggings

364229, 3642295, 3642301, 3642305, 364239, 364240, 3642408, 3642437, 3642448, 364DIG1, 364DIG2, G06F 946, G06F 1342

Patent

active

053414730

ABSTRACT:
A system for transferring digital signals between at least two printed circuit boards (packages) provided within a digital signal processing apparatus and each mounting a plurality of electronic parts such as microprocessors between a CPU package and a peripheral control package. The CPU package has a microprocessor (CPU), a transmitting sequential address generator 1, a receiving sequential address generator circuit 1, a transmitting dual port RAM 1 and a receiving dual port RAM 1. The peripheral control package has a digital processing circuit, a transmitting sequential address generator 2, a receiving sequential address generator 2, a transmitting dual port RAM 2 and a receiving dual port RAM. When a control information is to be sent from the CPU to the digital processing circuit, the CPU is required to only write the control information in the transmitting dual port RAM. The control information is read out from the transmitting dual port RAM according to sequential addresses produced by the transmitting sequential address generator independently from the CPU and outputted to the receiving dual port RAM of the peripheral control package. The control information thus outputted is written in the receiving dual port RAM 2 according to addresses produced by the receiving sequential address generator 2. The digital processing circuit reads the control information from the receiving dual port RAM 2 and processes it in a manner predetermined. This is the same for a case where information is transferred from the digital processing circuit to the CPU.

REFERENCES:
patent: 4805137 (1989-02-01), Grant et al.
patent: 5014247 (1991-05-01), Albachten, III et al.
patent: 5155855 (1992-10-01), Masuo et al.

Affiliated with

Also associated with

Rating

System of transferring data in a multi-CPU arrangement using add does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System of transferring data in a multi-CPU arrangement using add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System of transferring data in a multi-CPU arrangement using add will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-509146