Process for performing numerical computations, and arithmetic un

Details Process for performing numerical computations, and arithmetic un Process for performing numerical computations, and arithmetic un

1993-07-01

1995-07-11

Envall, Jr., Roy N.

Boots, shoes, and leggings

364786, G06F 750

Patent

active

054327288

ABSTRACT:
An arithmetic unit includes a 33-bit operator. The bit of rank 16 serves to select either a first working mode in which the operator performs a computation on the 32 bits, or a second working mode in which the operator performs two parallel computations on 16 bits. Computational resources of the operator may best be used in an optimal manner.

REFERENCES:
patent: 4764886 (1988-08-01), Yano
patent: 4876661 (1989-10-01), Koya
patent: 4914617 (1990-04-01), Putrino et al.
patent: 4956802 (1990-09-01), Priem
patent: 5043934 (1991-08-01), Lamp
patent: 5047974 (1991-09-01), Young
patent: 5047975 (1991-09-01), Patti
patent: 5189636 (1993-02-01), Patti et al.
patent: 5278783 (1994-01-01), Edmondson
IEEE Transactions on Computers, vol. c-31, No. 3, Mar. 1982, New York, US, pp. 260-264, Brent et al., "A Regular Layout for Parallel Adders".
19th Asilomar Conference on Circuits, Systems & Computers, Nov. 6, 1985, IEEE, NY, US, pp. 186-191, WEI et al., "Time-Optimal Design of a CMOS Adder".
Proc. of the IEER Custom IC Conference, May 1988, IEEE NY, US, pp. 1751-1756, XP000011200, Hwang et al., "A High Speed Dynamically Reconfigurable 32-bit CMOS Adder".
R. P. Brent et al., A Regular Layout for Parallel Adders, 1982, pp. 260-264, IEEE Transactions On Computers, NYC, US.
D. E. Kirk (Ed.), Time-Optimal Design Of A CMOS Adder, 1986, pp. 186-191, U. of CA/Berkeley, 19th Asilomar Conference . . . , US.
I. S Hwang et al, A High-Speed Dynamically Reconfigurable 32-Bit CMOS Adder, 1988, pp. 1751-1756, Proc. Of The IEEE 1988 Custom Integrated Circuits Conference, Rochester, NY, US.

Affiliated with

Also associated with

Rating

Process for performing numerical computations, and arithmetic un does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for performing numerical computations, and arithmetic un, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for performing numerical computations, and arithmetic un will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-508566