Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-08-08
1994-08-23
Pascal, Robert J.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307465, 307466, 257804, H03K 1902
Patent
active
053410416
ABSTRACT:
An improved cell for use in a mask programmable gate array is disclosed herein. The preferred cell comprises two compute sections, each comprising two pairs of medium size P and N-channel transistors, two small N-channel transistors, and a single small P-channel transistor. Each cell also comprises a high efficiency drive section containing a single bipolar pull-up transistor, a large N-channel pull-down transistor, and a small P-channel transistor. By using this cell, an extremely high compute capability per die area is achieved.
REFERENCES:
patent: 4069494 (1978-01-01), Grundy
patent: 4611236 (1986-09-01), Sato
patent: 4649294 (1987-03-01), McLaughlin
patent: 4682202 (1987-07-01), Tanizawa
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4730132 (1988-03-01), Watanabe et al.
patent: 4791320 (1988-12-01), Kawata et al.
patent: 4804868 (1989-02-01), Masuda et al.
patent: 4816887 (1989-03-01), Sato
patent: 4829200 (1989-05-01), Downey
patent: 4945395 (1990-07-01), Suehiro
patent: 4965651 (1990-10-01), Wagner
patent: 5021690 (1991-06-01), Linz
patent: 5038192 (1991-08-01), Bonneau et al.
patent: 5045726 (1991-09-01), Leung
patent: 5047669 (1991-09-01), Iwamura et al.
patent: 5055716 (1991-10-01), El Gamel
patent: 5060046 (1991-10-01), Shintani
patent: 5066996 (1991-11-01), Hara et al.
patent: 5068548 (1991-11-01), El Gamel
patent: 5072285 (1991-12-01), Ueda et al.
patent: 5077493 (1991-12-01), Misawa
Sporck et al., "A CMOS Master Slice Chip With Versatile Design Features," 1984 IEEE.
Battista et al., "Multiple Function (I/O) Cell Layout," IBM Technical Disclosure Bulletin, vol. 22, No. 7, Dec. 1979.
IBM Technical Disclosure Bulletin, vol. 28, No. 8, issued Jan. 1986 (Armonk, N.Y.), "Merged Bipolar-CMOS Device", see FIG. 1.
Pascal Robert J.
Ratliff R. A.
SiArc
LandOfFree
Basic cell for BiCMOS gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Basic cell for BiCMOS gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Basic cell for BiCMOS gate array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-504933