Static information storage and retrieval – Addressing
Patent
1989-02-15
1990-06-05
Fears, Terrell W.
Static information storage and retrieval
Addressing
36518901, 36518904, 36523006, G11C 1140
Patent
active
049319981
ABSTRACT:
A row address signal is supplied to a row address input buffer, and a column address signal is supplied to a column address input buffer. The row address signal supplied to the row address input buffer is then supplied to a row main decoder, through a row address predecoder, the column address signal supplied to the column address input buffer being supplied to a column address predecoder. An output from the column address predecoder is supplied to a filter or delay circuit, and an output signal from the filter or delay circuit is supplied to a column main decoder. One memory cell in a memory cell array is selected in response to decode outputs from the row main decoder and the column main decoder, and readout data of the selected memory cell is amplified by a sense amplifier. An output from the sense amplifier is output through a data output circuit and a data output buffer. An erroneous detected signal of the column address buffer, arising from power supply noise generated when an output from the data output buffer is inverted, is eliminated or reduced by the filter or delay circuit.
REFERENCES:
patent: 4648076 (1987-03-01), Schrenk
Matsui Masataka
Ootani Takayuki
Fears Terrell W.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor memory device which can suppress operation error d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device which can suppress operation error d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device which can suppress operation error d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-497229