Fishing – trapping – and vermin destroying
Patent
1990-02-26
1991-03-05
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437162, 357 42, 357 44, 148DIG11, H01L 2702
Patent
active
049977750
ABSTRACT:
A method of forming a complementary bipolar transistor device includes the steps of: providing a substrate of semiconductor material including at least two electrically isolated N-type device regions having a generally planar common surface; forming a P-type buried subcollar region in a first of the device regions; forming an N-type buried subcollector region in a second of the device regions; forming an N-type base region in the common surface of the first device region; forming a layer of P-doped polysilicon over the base region in the first device region and over the second device region; patterning the layer of P-doped polysilicon to form an emitter contact generally centered on the base region of the first device region and a generally annular base contact on the second device region; forming a layer of insulating material over the patterned layer of P-doped polysilicon; forming a layer of N-doped polysilicon generally conformally over the device; patterning the layer of N-doped polysilicon to form a base contact generally surrounding the emitter contact on the first device region and an emitter contact generally surrounded by the base contact on the second device region; and heating the device at least once to drive impurities from the base and emitter contacts on the first and second device regions into the device regions whereby to form a vertical PNP transistor in the first device region and a vertical NPN transistor in the second device region.
REFERENCES:
patent: 3665266 (1972-05-01), Drozdowicz et al.
patent: 3730786 (1973-05-01), Ghosh
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4111720 (1978-09-01), Michel et al.
patent: 4159915 (1979-07-01), Anantha et al.
patent: 4214315 (1980-07-01), Anatha et al.
patent: 4236294 (1980-12-01), Anatha et al.
patent: 4256514 (1981-03-01), Pogge
patent: 4307180 (1981-12-01), Pogge
patent: 4339767 (1982-07-01), Horng et al.
patent: 4412376 (1983-11-01), DeBar et al.
patent: 4485552 (1984-12-01), Magdo et al.
patent: 4531282 (1985-07-01), Sakai et al.
patent: 4641416 (1987-02-01), Iranmanesh et al.
patent: 4712125 (1987-12-01), Bhatia et al.
patent: 4719185 (1988-01-01), Goth
patent: 4808548 (1989-02-01), Thomas et al.
patent: 4868135 (1989-09-01), Ogura et al.
IBM Technical Disclosure Bulletin, vol. 14, No. 4, Sep. 1971, "Complementary Transistors" by W. N. Jacobus et al.
IBM Technical Disclosure Bulletin, vol. 22, No. 5, Oct. 1979, "Nine-Mask Complementary Bipolar Process" by V. Y. Doo.
IBM Technical Disclosure Bulletin, vol. 31, No. 12, May 1989, "Complementary Vertical Bipolar Transistors" by Chen et al.
IBM Technical Disclosure Bulletin, vol. 24, No. 1B, Jun. 1981 "Complementary Bipolar-FET Integrated Circuit".
IBM Technical Disclosure Bulletin, vol. 16, No. 5, Oct. 1973 "Complementary Bipolar Transistor Process Using Seven Masking Steps" by S. A. Abbas et al.
IBM Technical Disclosure Bulletin, vol. 17, No. 1, Jun. 1974 "Complementary Bipolar Device Structure" by J. J. Chang et al.
Cook Robert K.
Hsieh Chang-Ming
Isihara Kiyosi
Pelella Mario M.
Brandt Jeffrey L.
Hearn Brian E.
Hugo Gordon V.
LandOfFree
Method for forming a complementary bipolar transistor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a complementary bipolar transistor structure , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a complementary bipolar transistor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-496336