Optimized interconnect networks

Details Optimized interconnect networks Optimized interconnect networks

1992-05-08

1993-09-07

Chun, Debra A.

Boots, shoes, and leggings

364DIG1, 364229, 3642295, 3642402, G06F 1340

Patent

active

052437043

ABSTRACT:
A multinodal system is one-way interconnected, two-way interconnected or, more generally, (n)-way interconnected, where (n) is an integer. In a one-way interconnected system, only one connection element couples any two nodes. Or, put another way, only one communication path exists between every node and every other node. A two-way interconnected system, on the other hand, has two connection elements coupling each pair of nodes. Likewise, an (n)-way interconnected system provides (n) independent connection paths between each pair. Such systems are characteristic in that the relationship between the number of independent buses (b), the number of nodes (v), the number of ports (r), and the degree of interconnectedness (n) can be expressed by the equation ##EQU1## Two-way and (n)-way interconnect arrays may be adapted for use in fault-tolerant communications.

REFERENCES:
patent: 3641505 (1972-02-01), Artz et al.
patent: 4032893 (1977-06-01), Moran
patent: 4112488 (1978-09-01), Smith, III
patent: 4434463 (1984-02-01), Quinquis et al.
patent: 4630193 (1986-12-01), Kris
patent: 4805091 (1989-02-01), Thiel et al.
patent: 4942517 (1990-07-01), Cok
patent: 4985830 (1991-01-01), Atac et al.
"Multiprocessor Organization--A Survey", P. H. Enslow, Jr., Computing Surveys, vol. 9, No. 1, Mar. 1977, pp. 103-129.
"Multiprocessor System Organization", M. M. Mano, Computer System Architecture, Prentice-Hall, 1982, pp. 454-473.
Combinatorial Theory, M. Hall, Jr., John Wiley & Sons, 1986, Chapters 1, 10 and 15.
"On the Construction of Balanced Incomplete Block Design", R. C. Bose, Annals of Eugenics, 1939, pp. 353-399.
"A Closed-Form Solution for the Performance . . . ", Irani et al., IEEE Transactions on Computers, vol. c-33, No. 11, Nov. 1984, pp. 1004-1012.
"Communication Performance in Multiple-Bus Systems", Yang et al., IEEE Transactions on Computers, vol. 37, No. 7, Jul. 1988, pp. 848-853.
"A New Class of Fault-Tolerant Static Interconnection . . . ", Skillicorn, IEEE Transactions on Computers, vol. 37, No. 11, Nov. 1988, pp. 1468-1470.
"Fault-Tolerant Multiprocessor Link and Bus Network Architectures", Pradhan, IEEE Transactions on Computers, vol. 34, No. 1, Jan. 1985, pp. 33-45.
Computer, vol. 14, No. 12, Dec. 1981, pp. 8-75.
Computer, vol. 20, No. 6, Jun. 1987, pp. 9-73.
"SIMD and MIMD Processing in the Texas Reconfigurable Array Computer", G. Jack Lipovski, Oct. 1988, Chicago, U.S., pp. 268-269.

Affiliated with

Also associated with

Rating

Optimized interconnect networks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimized interconnect networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized interconnect networks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-494682