Fishing – trapping – and vermin destroying
Patent
1988-12-09
1990-06-05
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 28, 437 29, 437 34, 437 40, 437 41, 437 45, 437 57, 437228, H01L 21265
Patent
active
049314068
ABSTRACT:
A method for manufacturing twin well type semi-conductor devices includes the steps of forming a first layer on a P-type silicon substrate, selectively removing part of the first layer to expose a predetermined portion of the surface of the substrate, ion-implanting phosphorus to introduce the phosphorus into the surface area of the substrate under the first layer and into a portion of the substrate deeper than the substrate surface area below the predetermined portion of the substrate surface, ion-implanting boron to introduce the boron into the surface area of the first layer and the surface area under the predetermined portion of the substrate, removing the first layer, and effecting heat treatment to diffuse the introduced phosphorus and boron.
REFERENCES:
patent: 3897274 (1975-07-01), Stehlin et al.
patent: 4306916 (1981-12-01), Wollesen
patent: 4346512 (1982-08-01), Liang et al.
patent: 4574467 (1986-03-01), Halfacre
patent: 4637125 (1987-01-01), Iwasaki et al.
patent: 4710477 (1987-12-01), Chen
patent: 4717683 (1988-01-01), Parrillo et al.
patent: 4818716 (1989-04-01), Okuyama et al.
Hearn Brian E.
Kabushiki Kaisha Toshiba
Thomas T.
LandOfFree
Method for manufacturing semiconductor devices having twin wells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor devices having twin wells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor devices having twin wells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-491468