Fishing – trapping – and vermin destroying
Patent
1992-03-25
1993-09-07
Thomas, Tom
Fishing, trapping, and vermin destroying
437 27, 437 40, 437 44, 437151, 148DIG151, H01L 2170
Patent
active
052428419
ABSTRACT:
An embodiment of the present invention is a method of fabricating power and non-power devices on a semiconductor substrate, the method comprising: forming alignment marks in the substrate (100); introducing a dopant of a first conductivity type into the substrate to form high-voltage tank regions (103); annealing the dopants (105); introducing dopants of the first conductivity type and a second conductivity type in a region in the high-voltage tank region (109); annealing the dopants of the first and the second conductivity type to form a second region within a third region, both within the high-voltage tank region, due to the different rates of diffusion of the dopants (110); and forming gate structures after the annealing of the dopants of the first and second conductivity types (122).
REFERENCES:
patent: 3919007 (1975-11-01), Tanui et al.
patent: 4038107 (1977-07-01), Mann et al.
patent: 4072636 (1990-02-01), Akiyama et al.
patent: 4705759 (1987-11-01), Lidow et al.
patent: 4912541 (1990-03-01), Baliga et al.
patent: 4914047 (1990-04-01), Selci
patent: 5045902 (1991-09-01), Bamcal
patent: 5047358 (1991-10-01), Kosiak et al.
Falessi George
Smayling Michael C.
Torreno, Jr. deceased Manuel L.
Donaldson Richard L.
Kesterson James C.
Texas Instruments Incorporated
Thomas Tom
Valetti Mark A.
LandOfFree
Method of making LDMOS transistor with self-aligned source/backg does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making LDMOS transistor with self-aligned source/backg, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making LDMOS transistor with self-aligned source/backg will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-487376