1987-01-30
1989-03-21
Wojciechowicz, Edward J.
357 42, 357 46, 357 55, 357 71P, 357 59, H01L 2978
Patent
active
048148415
ABSTRACT:
A semiconductor device which comprises an N channel MOS transistor deposited on a P conductivity substrate, a P channel MOS transistor mounted on said N channel MOS transistor, and a high melting metal layer interposed between the drain regions of said first and second MOS transistors in a direction perpendicular to the surface of said semiconductor device to thereby effect ohmic contact between said drain regions.
REFERENCES:
patent: 4272880 (1981-06-01), Pashley
patent: 4276688 (1981-07-01), HSU
patent: 4333099 (1982-06-01), Tanguay et al.
patent: 4476475 (1984-10-01), Naem et al.
patent: 4554572 (1985-11-01), Chatterjee
EP--A--O 096 734, (Tokyo Shibaura Denki K.K.).
IEEE Journal of Solid--State Circuits, vol. SC--17, No. 2, Apr. 1982, pp. 177-183, IEEE, New York, US.
Patents Abstracts of Japan, vol. 7, No. 58 (E--163), [1203], 10th, Mar. 1983.
Solid State Technology, vol. 24, No. 1, Jan. 1981, pp. 65-72, 92, Port Washington, New York, US.
IEEE Electron Device Letters, vol. EDL--4, No. 8, Aug. 1983, pp. 272-274.
Masuoka Fujio
Ochii Kiyofumi
Kabushiki Kaisha Toshiba
Wojciechowicz Edward J.
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-481110