Boots – shoes – and leggings
Patent
1994-03-28
1995-09-05
Downs, Robert W.
Boots, shoes, and leggings
395 3, 395 21, 395 61, 395412, 395900, 36471501, 36471506, 364DIG1, 365 49, G06F 1328, G06F 1518, G11C 1504, G06G 700
Patent
active
054487137
ABSTRACT:
A device for executing fuzzy inference includes a first storage area constituting a condition portion of a fuzzy set and a second storage area constituting a conclusion portion of the fuzzy set. The first storage area stores membership functions of the condition portion in order to develop a first bit mapping while the second storage area stores membership functions of the conclusion portion in order to develop a second bit mapping. Each of the first and second storage areas has X addresses which are designated by an input signal and Y addresses which are designated by a membership value. The device further includes circuitry for detecting corresponding rows of the first and second storage areas on which signal potentials are both a logical true after application of input signals to the first and second storage areas, other circuitry for detecting a Y address specifying a highest-order row among the detected rows, and additional circuitry for deriving a membership value in accordance with the detected Y address. The first and second storage areas preferably each include an array of content addressable memory cells having X addresses applied by an input pattern. A row detecting circuit detects coincidence
on-coincidence of signal potentials on coincidence detection lines of the content addressable memory cell arrays. The construction realizes a device for executing fuzzy inference which is not limited by the number of rules or inputs and executes MIN-MAX operations at a high speed.
REFERENCES:
patent: 4845661 (1989-07-01), Shimada
patent: 4965767 (1990-10-01), Kinoshita et al.
patent: 4989256 (1991-01-01), Buckley
patent: 5126600 (1992-06-01), Zhang
patent: 5167005 (1992-11-01), Yamakawa
patent: 5218684 (1993-06-01), Hayes et al.
patent: 5299962 (1993-07-01), Yuh et al.
Nikkei Electronics, No. 426, Jul. 27, 1987, pp. 129-152.
Nikkei Electronics, No. 457, Oct. 3, 1988, pp. 157-168.
Togai et al., "Expert System on a Chip: An Engine for Real-time Approximate Reasoning", IEEE Expert, Fall 1986, pp. 55-62.
Dorvil Richemond
Downs Robert W.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor device for logical operation processing and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device for logical operation processing and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device for logical operation processing and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-480643