Multiplication operational circuit device

Details Multiplication operational circuit device Multiplication operational circuit device

1994-04-01

1995-09-05

Mai, Tan V.

Boots, shoes, and leggings

364602, G06J 100

Patent

active

054485061

ABSTRACT:
An operational circuit device for calculating a plurality of bit data includes, an input unit for inputting a plurality of bit data, a constant current source provided for each of the plurality of bit data for generating a predetermined current in accordance with the bit data inputted from the input unit and a calculation unit for calculating a sum of the predetermined currents from the constant current sources.

REFERENCES:
patent: 3504360 (1970-03-01), Vosbury et al.
patent: 3683165 (1972-08-01), Grobert
patent: 3699568 (1972-10-01), Thompson et al.
patent: 3810157 (1974-05-01), Kallio
patent: 3857021 (1974-12-01), Wilensky et al.
patent: 4422155 (1983-12-01), Amir et al.
patent: 4470126 (1984-09-01), Hague
patent: 4475170 (1984-10-01), Hague
patent: 4631522 (1986-12-01), Cabot
patent: 4751497 (1988-06-01), Torii
patent: 4982192 (1991-01-01), Murooka
patent: 5311454 (1994-05-01), Canales
R. H. Breedlove, "Ladder Decoder", IBM Technical Disclosure Bulletin, vol. 3, No. 7, Dec. 1960, p. 17.
M. E. Van Valkenburg, "Network Analysis", Third Edition, 1974 by Prentice-Hall, Inc., pp. 36-37 and 81-82.

Affiliated with

Also associated with

Rating

Multiplication operational circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplication operational circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplication operational circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-478260