Fishing – trapping – and vermin destroying
Patent
1994-10-27
1995-09-05
Le, Hoa Van
Fishing, trapping, and vermin destroying
437 67, 437 68, 437 72, 437 78, 437 79, 427228, H01L 2176
Patent
active
054478839
ABSTRACT:
A p.sup.+ -diffusion layer is formed on a surface of a p-type silicon substrate in self-alignment with a groove 7 defined in the p-type silicon substrate, and a thin insulating film is formed on the groove and the p.sup.+ -diffusion layer in self-alignment therewith, the thick insulating film having side walls. A self-aligned n.sup.+ -diffusion layer has terminal edges spaced from terminal edges of the p.sup.+ -diffusion layer for minimizing any leakage current flowing between these terminal edges.
REFERENCES:
patent: 5108946 (1992-04-01), Zdebel et al.
patent: 5116779 (1992-05-01), Iguchi
patent: 5190889 (1993-03-01), Poon et al.
Le Hoa Van
NEC Corporation
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-472542