Digital computer with multisection cache

Details Digital computer with multisection cache Digital computer with multisection cache

1985-07-22

1988-11-08

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 900

Patent

active

047837365

ABSTRACT:
A digital computer including a plurality of memory elements, the memory elements being interleaved (i.e., each is assigned memory addresses on the basis of a low order portion of the memory address), a plurality of processors connected in parallel, the processors each having means for initiating an access of data from any of the memory elements simultaneously with accesses of other processors, the memory elements each being capable of accepting an access from just one of the processors during a given cycle, and the memory elements being interleaved so that the memory access patterns generated at a stride of one and a stride of two each meet the conditions that (1) the pattern will tolerate being offset with respect to an identical pattern by a desired offset and any multiple of the offset (wherein tolerating means that no memory access conflicts arise, i.e., more than one processor simultaneously attempting to access the same memory element) and (2) the pattern includes sufficient conflicts at offsets other than the desired offset to force the processors to assume a relationship wherein the desired offset is achieved, so that the processor is able to access a different memory element simultaneously without creating access conflicts.

REFERENCES:
patent: 4030431 (1987-01-01), Nishimura
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 4097920 (1978-06-01), Ozga
patent: 4169284 (1979-09-01), Hogan et al.
patent: 4280176 (1981-07-01), Tan
patent: 4317168 (1982-02-01), Messina et al.
patent: 4344134 (1982-08-01), Barnes
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4462072 (1984-07-01), Tague et al.
patent: 4462074 (1984-07-01), Linde
patent: 4463423 (1984-07-01), Potash et al.
patent: 4466061 (1984-08-01), DeSantis et al.
patent: 4468736 (1984-08-01), DeSantis et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4550367 (1985-10-01), Hattori et al.
patent: 4564900 (1986-01-01), Smitt
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4594655 (1986-06-01), Hao et al.
patent: 4636942 (1987-01-01), Chen et al.
patent: 4661900 (1987-04-01), Chen et al.
Yen et al., "Data Coherence Problem in a Multicache System", IEEE Trans. on Comp., vol. C-34, No. 1, Jan. 1985, pp. 55-65.
Rau, "Program Behavior and the Performance of Interleaved Memories", IEEE Trans. on Comp., vol. C-28, No. 3, Mar. 1979, pp. 191-199.
Yeh et al., "Shared Cache for Multiple-Stream Computer Systems", IEEE Trans. on Comp., vol. c-32, No. 1, Jan. 1983, pp. 38-47.
Driscoll, G. C. et al., "Split Cache with Variable Interleave Boundary", IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, pp. 5183-5186.
Yamour, J., "Odd/Even Interleave Cache with Optimal Hardware Array Cost, Cycle Time and Variable Data Port Width", IBM Technical Disclosure Bulletin, vol. 23, No. 7B, Dec. 1980, pp. 3461-3463.
Smith, Alan J., "Cache Memories", ACM Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Hoogendoorn, "Reduction of Memory Interference in Multiprocessor Systems", IEEE Proceedings of the 4th Annual Symposium on Computer Architecture, Mar. 1977.

Affiliated with

Also associated with

Rating

Digital computer with multisection cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital computer with multisection cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer with multisection cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-466437