Fishing – trapping – and vermin destroying
Patent
1988-10-28
1990-08-14
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437193, 437192, 437 49, 148DIG20, H01L 21283
Patent
active
049487566
ABSTRACT:
Disclosed is a process for making a semiconductor device which has two polycrystalline layers (5) and (15) isolated by insulation films. Openings are made utilizing a single photoresist mask by etching the polycrystalline silicon layer and the underlying insulation film in one sequence. The polycrystalline silicon layers and diffused regions of the substrate exposed in the openings, are connected with a tungsten film (12) by selective deposition.
REFERENCES:
patent: 3266127 (1966-08-01), Harding et al.
patent: 3544399 (1970-12-01), Dill
patent: 3750268 (1973-08-01), Wang
patent: 4305200 (1981-12-01), Fu et al.
patent: 4317274 (1982-03-01), Yasunari
patent: 4374700 (1983-02-01), Scott et al.
patent: 4441247 (1984-04-01), Gargini et al.
patent: 4458410 (1984-07-01), Sugaki et al.
patent: 4528744 (1985-07-01), Shibata
patent: 4619037 (1986-10-01), Taguchi et al.
Hearn Brian E.
Matsushita Electronics Corporation
Quach T. N.
LandOfFree
Method of making interconnects between polysilicon layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making interconnects between polysilicon layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making interconnects between polysilicon layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-462845