Boots – shoes – and leggings
Patent
1989-10-05
1991-03-12
Chan, Eddie P.
Boots, shoes, and leggings
364960, 3649604, 3649605, 36471508, 341 55, G06F 724
Patent
active
049998080
ABSTRACT:
In order that a microprocessor can respond properly to both instruction words and data words that are organized in off-chip memory in accordance with either of two byte order conventions, on-chip circuitry is added which controllably changes the byte order of both the instructions and the data to that of the microprocessor.
REFERENCES:
patent: 3374466 (1968-03-01), Hanf et al.
patent: 3553652 (1971-01-01), Hanson
patent: 3812467 (1974-05-01), Batcher
patent: 3862406 (1975-01-01), Brooks
patent: 3988601 (1976-10-01), Perry
patent: 3996566 (1976-12-01), Moran
patent: 4126897 (1978-11-01), Copowski et al.
patent: 4181976 (1980-01-01), Collins et al.
patent: 4301505 (1981-11-01), Catiller et al.
patent: 4306289 (1981-12-01), Lumley
patent: 4321665 (1982-03-01), Shen et al.
patent: 4396994 (1983-08-01), Kang et al.
patent: 4407016 (1983-09-01), Bayliss et al.
patent: 4438493 (1984-03-01), Cushing et al.
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4495598 (1985-01-01), Vahlstrom et al.
Blahut Donald E.
Colbry Brian W.
LaMaster Peter V.
Lovett Thomas D.
AT&T Bell Laboratories
Caplan D. I.
Chan Eddie P.
Kriess Kevin A.
LandOfFree
Dual byte order data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual byte order data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual byte order data processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-452911