Floating point arithmetic system and method

Details Floating point arithmetic system and method Floating point arithmetic system and method

1989-06-29

1991-03-12

Shaw, Dale M.

Boots, shoes, and leggings

G06F 738

Patent

active

049998030

ABSTRACT:
System and method for reducing the processing time or latency of floating point arithmetic operations by eliminating the need to complement a negative result produced by a subtraction operation. Each of two numbers is subtracted from the other in simultaneous parallel subtraction operations to produce one answer which is positive and one answer which is negative. The answer which is positive is selected as the result of the operation.

REFERENCES:
patent: 3697734 (1972-10-01), Booth et al.
patent: 3814925 (1974-06-01), Spannagel
patent: 4229801 (1980-10-01), Whipple
patent: 4295203 (1981-10-01), Joyce
patent: 4308589 (1981-12-01), Joyce et al.
patent: 4488252 (1984-12-01), Vassar
patent: 4562553 (1985-12-01), Mattedi et al.
patent: 4639887 (1987-01-01), Farmwald
patent: 4683546 (1987-07-01), Boney
patent: 4719589 (1988-01-01), Tanaka
patent: 4720809 (1988-01-01), Taylor
patent: 4807172 (1989-02-01), Nukiyama
patent: 4811272 (1989-03-01), Wolrich et al.

Affiliated with

Also associated with

Rating

Floating point arithmetic system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point arithmetic system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point arithmetic system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-452874