Boots – shoes – and leggings
Patent
1993-10-13
1997-03-11
Swann, Tod R.
Boots, shoes, and leggings
395448, 395468, 364DIG1, G06F 1212
Patent
active
056110707
ABSTRACT:
A Write/Load cache protocol is described which may be used for maintaining cache coherency and performing barrier synchronization in multiprocessor computer systems, and for cooperating with prefetch mechanisms to allow data to be loaded into a central processor unit's (CPU) cache (in both single and multiprocessor systems) in anticipation of future memory references. The new protocol is defined such that when a cache observes a Write/Load command (and associated data item) on a bus to which the cache is attached, the cache is accessed and (a) if the data item is in the cache, the new value of the data item from the bus is copied into and replaces the data item in cache; and (b) if the data item is not in the cache, a new data item is created therein (preferably using the normal cache replacement policy), and the value of the data item on the bus is loaded into the cache. Thus, a protocol is provided which allows cache to be loaded via an external entity, i.e., other than the processor being directly serviced by the cache.
REFERENCES:
patent: 4768148 (1988-08-01), Keeley et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5025365 (1991-06-01), Mathur
patent: 5025366 (1991-06-01), Baror
patent: 5043886 (1991-08-01), Witek et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5214776 (1993-05-01), Bagnoli et al.
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5230045 (1993-07-01), Sindhu
patent: 5276828 (1994-01-01), Dion
patent: 5345578 (1994-09-01), Manasse
patent: 5410697 (1995-04-01), Baird et al.
J. S. Eggers et al. "Evaluating The Performance of Four Snooping Cage Coherecy Protocols", Proceedings of the 16th Ann. International Symposium on Computer Architecture. pp. 2-15.
J. R. Goodman et al. "The Wisconsin Multicube: A New Large-Scale Cache Coherent Multiprocessor", Proceedings/15th Ann. Int. Symposium on C.A. pp. 422-431.
A. R. Kaplin et al. "Competetive Snoopy Caching" Algorithmica, vol. 3, pp. 79-119.
P. Sweazy et al. "A Class of Compatible Cache-Consistency Protocols and Their Support by the IEEE Futurebus". Proceedings/13th Ann. Int. Symp. on C.A. pp. 419-423.
L. Rudolph et al. "Dynamic Decentralized Cache Schemes for Mimd Parallel Processors" Proceedings 11th Ann. Int. Symp. on Comp. Arch., pp. 340-347.
William Stallings, Computer Organization and Architecture, 2nd ed. Macmillan, New York, 1990. pp. 124-126.
Harold S. Stone, High-Performance Computer Architecture, 2nd ed. Addison-Wesley, U.S., 1990, pp. 29-39.
Heidelberger Philip
Stone Harold S.
Drumheller Ronald L.
Kaliko Joseph J.
Peikari J.
Swann Tod R.
LandOfFree
Methods and apparatus for performing a write/load cache protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for performing a write/load cache protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for performing a write/load cache protocol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-451637