Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-04-26
1990-09-04
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307452, 307481, 365204, H03K 1710
Patent
active
049547313
ABSTRACT:
Two embodiments of a wordline boost clock circuit that can be used in high speed DRAM circuits are disclosed. The clock circuits require only one boost capacitor and discharge the wordlines faster, improving the DRAM access time. The basic feature of the clock circuit is in the floating gate structure of the nmos device which drives the load to negative during the boosting. In the first embodiment of the clock, the gate of a first device is connected to a first node through a second device. A second node, connected to a wordline, is discharged through the first and a third device when a third node is high with a fourth node low. After a sufficient discharge of the second node, the fourth node is pulled to VDD turning the second device on and a fourth device off. The first (NMOS) transistor has its gate and drain connected together and forms a diode. When a boost capacitor pulls the first node down to negative, the first device stays completely off because of its diode configuration and the second node is pulled to negative through the third device. In the second embodiment, a first device is connected between a boost capacitor and a second node. The load is discharged through a third device with a fourth device on but a first and second device off. After a sufficient discharge of the load, a fourth device is turned off but a second device is turned on, making the third device a diode. When a fifth node is pulled to ground, the second node is pulled down to negative with the first device on. In the second embodiment circuit, the load discharges through only one nmos device and consequently discharges faster than the circuit of the first embodiment.
REFERENCES:
patent: 3801831 (1974-04-01), Dame
patent: 3852625 (1974-12-01), Kubo
patent: 3943377 (1976-03-01), Suzuki
patent: 3947829 (1976-03-01), Suzuki
patent: 3982138 (1976-09-01), Luisi et al.
patent: 3999081 (1976-12-01), Nakajima
patent: 4000412 (1976-12-01), Rosenthal et al.
patent: 4029973 (1977-06-01), Kobayashi et al.
patent: 4045691 (1977-08-01), Asano
patent: 4061929 (1977-12-01), Asano
patent: 4129794 (1978-12-01), Dickson et al.
patent: 4216390 (1980-08-01), Stewart
patent: 4398100 (1983-08-01), Tobita et al.
patent: 4520463 (1985-05-01), Okumura
patent: 4542310 (1985-09-01), Ellis et al.
patent: 4574203 (1986-03-01), Baba
patent: 4578601 (1986-03-01), McAlister et al.
patent: 4639622 (1987-01-01), Goodwin et al.
patent: 4689495 (1987-08-01), Liu
patent: 4689505 (1987-08-01), Ghoshal
patent: 4692638 (1987-09-01), Stiegler
patent: 4697106 (1987-09-01), Watanabe
patent: 4707625 (1987-11-01), Yanagisawa
patent: 4823024 (1989-04-01), Sanwo et al.
Dhong Sang H.
Hwang Wei
Lu Nicky C.
Goodwin John J.
Hudspeth David
International Business Machines - Corporation
LandOfFree
Wordline voltage boosting circuits for complementary MOSFET dyna does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wordline voltage boosting circuits for complementary MOSFET dyna, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wordline voltage boosting circuits for complementary MOSFET dyna will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-444104