Circuitry for emulating asynchronous register loading functions

Details Circuitry for emulating asynchronous register loading functions Circuitry for emulating asynchronous register loading functions

1997-06-04

1999-03-02

Lee, Thomas C.

Pulse or digital communications

Repeaters

Testing

375354, 375370, 377 56, G06Z 1336

Patent

active

058782508

ABSTRACT:
Circuitry is provided that allows a register without an asynchronous loading capability to be asynchronously loaded. Logic gates are provided before and after the register. The logic gates are driven by an output signal from a storage circuit such as a latch. When the output signal has one value the logic gates act as non-inverting buffers. When the output signal has another value the logic gates act as inverters. The circuitry allows the normal synchronous operations of the register to be maintained. A hazard coverage circuit can be provided to prevent glitches from appearing at the output during asynchronous operations. The logic gates may be formed from exclusive OR gates implemented in programmable logic on a programmable logic device.

REFERENCES:
patent: 5230067 (1993-07-01), Buch
patent: 5787243 (1998-07-01), Stiffler
"1996 Data Book," Altera Corporation, Jun., 1996.

Affiliated with

Also associated with

Rating

Circuitry for emulating asynchronous register loading functions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry for emulating asynchronous register loading functions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry for emulating asynchronous register loading functions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-431752