Pulse or digital communications – Receivers – Angle modulation
Reexamination Certificate
2004-12-23
2011-12-27
Lam, Kenneth (Department: 2611)
Pulse or digital communications
Receivers
Angle modulation
C375S354000, C375S316000, C375S317000, C375S357000
Reexamination Certificate
active
08085880
ABSTRACT:
A serial communication system includes a receiver that incorporates an amplitude monitor, which may be used to set and maintain appropriate termination-resistance values and transmit pre-emphasis and receive equalization settings. The amplitude monitor can note the presence or absence of input signals, as is required by some communication standards, such as those that require support for “out-of-band” (OOB) signaling for e.g. rate negotiation. The amplitude monitor compares the input signal with a reference level in response to a sample clock. The sample clock is periodically phase shifted with respect to the incoming data so the amplitude monitor is sure to sample an incoming data eye at or near the peak amplitude over a selected sample period. The amplitude detector notes the detection of an input signal if the input signal surpasses the reference level for any sample phase. The amplitude monitor experiments with different sample-clock phases over a number of data symbols, but is capable of measuring amplitude fast enough to resolve amplitude-based signals used for rate negotiation.
REFERENCES:
patent: 5563893 (1996-10-01), Lai
patent: 5852630 (1998-12-01), Langberg et al.
patent: 5926047 (1999-07-01), Harrison
patent: 6377082 (2002-04-01), Loinaz et al.
patent: 6438178 (2002-08-01), Lysdal et al.
patent: 6489803 (2002-12-01), Steiner et al.
patent: 6623185 (2003-09-01), Peragine
patent: 6710605 (2004-03-01), Tang et al.
patent: 6713749 (2004-03-01), Wu et al.
patent: 7088976 (2006-08-01), Gregorius et al.
patent: 7127022 (2006-10-01), Dieguez
patent: 7184477 (2007-02-01), Haunstein et al.
patent: 7639736 (2009-12-01), Farjad-rad
patent: 7643583 (2010-01-01), Savoj et al.
patent: 2003/0164724 (2003-09-01), Momtaz et al.
patent: 2004/0022339 (2004-02-01), Nakao
patent: 2004/0066867 (2004-04-01), Fujimori et al.
patent: 2004/0203559 (2004-10-01), Stojanovic et al.
patent: 2005/0058234 (2005-03-01), Stojanovic
patent: 2005/0238093 (2005-10-01), Payne et al.
patent: 2005/0238126 (2005-10-01), Ribo et al.
patent: 2005/0259764 (2005-11-01), Hung Lai et al.
patent: 2008/0037594 (2008-02-01), Hornbuckle et al.
Dally, William J. et al., “Transmitter Equalization for 4Gb/s Signalling.” 11 pages. IEEE Micro, vol. 17, No. 1, 1997.
Yoo, Kwisung et al., “A Low Power CMOS Adaptive Line Equalizer for Fast Ethernet.” Department of Electrical and Electronic Engineering, Yonsei University. Aug. 7. 2002. 4 pages.
Gotoh, Kohtaroh et al., “A 2-byte Parallel 1.25 Gb/s Interconnect I/O Interface with Self-configurable Link and Plesiochronous Clocking.” Fujitsu Sci. Tech. J., 36, 1, pp. 82-90, Jun. 2000.
Sohn, Young-Soo et al., “A 1.35Gbps Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface with 2X Over-Sampling Phase Detector for Skew Compensation between Clock and Data,” ESSCIRC 2002, pp. 787-790.
Sim, Jae-Yoon et al., “840 Mb/s CMOS Demultiplexed Equalizing Transceiver for DRAM-to-Processor Communication.” 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 23 & 24.
Duncan, Kevin, “Fibre Channel and Gigabit Ethernet: A Look at Technology for Storage Networking Solutions.” University of Minnesota Fibre Channel Group. May 14, 2001. 42 p.
Lam Kenneth
RAMBUS Inc.
LandOfFree
Amplitude monitor for high-speed signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Amplitude monitor for high-speed signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplitude monitor for high-speed signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4315896