System for reducing distortion in an electronic circuit...

Details System for reducing distortion in an electronic circuit... System for reducing distortion in an electronic circuit...

2009-12-30

2011-11-22

Pascal, Robert (Department: 2817)

Amplifiers

Hum or noise or distortion bucking introduced into signal...

Reexamination Certificate

active

08063701

ABSTRACT:
System and methods for reducing third harmonic distortion produced by nonlinear amplifiers are disclosed. A system may include an amplifier circuit with an amplifier transistor such that the amplifier is capable of exhibiting an amplifier output signal containing third harmonic distortion. Further, a system may include a nonlinear feedback circuit with a first feedback transistor operating in Triode mode that produces a feedback electronic signal containing a feedback third harmonic component. In addition, the nonlinear feedback circuit may be configured to the amplifier circuit in negative feedback such that the feedback third harmonic component of the feedback electronic signal reduces the third harmonic distortion of the amplifier output signal. A system may also provide an output signal that has less third harmonic distortion than the amplifier output signal.

REFERENCES:
patent: 5216354 (1993-06-01), DeGuelle
patent: 6104242 (2000-08-01), Ezell
patent: 6271688 (2001-08-01), Marchese et al.
patent: 7102442 (2006-09-01), Anderson
Low-voltage CMOS Transconductance Cell Based on Parallel Operation of Triode and Saturation Transconductors, by A. Coban and P. Allen, Electronics Letters, vol. 30, No. 14, pp. 1124-1126, Jul. 1994.
A 1-V 50-MHz Pseudodifferential OTA with Compensation of the Mobility Reduction, by T.-Y. Lo and C.-C. Hung, IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 54, No. 12, pp. 1047-1051, Dec. 2007.
OTA Linearity Enhancement Technique for High Frequency Applications with IM3 Below-65db, by A. Lewinski and J. Silva-Martinez, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, No. 10, pp. 542-548, Oct. 2004.
The Design and Implementation of Low-power CMOS Radio Receivers, by D. K. Shaeffer Ph.D. dissertation, Stanford university, Dec. 1998.
A 4-MHz CMOS Continuous-time Filter with On-chip Automatic Tuning, by F. Krummenacher and N. Joehl, IEEE Journal of Solid-State Circuits, vol. 23, No. 3, pp. 750-758, Jun. 1988.
Distortion in Elementary Transistor Circuits, by W. Sansen, IEEE Transactions on Circuits and Systems-II, vol. 46, No. 3, pp. 315-325, Mar. 1999.
RF Microelectronics, by B. Razavi, Prentice Hall, 1998, Ch. 9 p. 298-322.
Analysis and Design of Analog Integrated Circuits by P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer. Wiley, 2001, Ch. 2.9, p. 131-143; Ch. 3.5, p. 215-245; Ch. 4.3.5, p. 287-298; Ch. 6.1, p. 405-418, and Ch. 12, p. 808-865.
MOSFET Modeling for Analog Circuit CAD: Problems and Prospects, by Y. Tsividis and K. Suyama, IEEE Journal of Solid-State Circuits, vol. 29, No. 3, pp. 210-216, Mar. 1994.
Palumbo et al., “Harmonic Distortion in Non-Linear Amplifier with Non-Linear Feedback”, International Journal of Circuit Theory and Applications, vol. 26, Issue 3, pp. 293-299, May/Jun. 1998.
International Search Report and Written Opinion prepared by the Australian Patent Office in PCT/IB2010/054081, mailed Dec. 1, 2010.

Affiliated with

Also associated with

Rating

System for reducing distortion in an electronic circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for reducing distortion in an electronic circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for reducing distortion in an electronic circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4289235