Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-12-29
1999-03-02
Nelms, David
Static information storage and retrieval
Floating gate
Particular biasing
36518509, 36518529, 365218, G11C 1604
Patent
active
058779868
ABSTRACT:
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.
REFERENCES:
patent: 3633175 (1972-01-01), Harper
patent: 4051354 (1977-09-01), Choate
patent: 4210959 (1980-07-01), Wozniak
patent: 4250570 (1981-02-01), Tsang et al.
patent: 4272830 (1981-06-01), Moench
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4287570 (1981-09-01), Stark
patent: 4295205 (1981-10-01), Kunstadt
patent: 4354253 (1982-10-01), Naden
patent: 4355376 (1982-10-01), Gould
patent: 4380066 (1983-04-01), Spencer et al.
patent: 4405952 (1983-09-01), Slakmon
patent: 4422161 (1983-12-01), Kressel et al.
patent: 4450559 (1984-05-01), Bond et al.
patent: 4456971 (1984-06-01), Fukuda et al.
patent: 4463450 (1984-07-01), Haeusele
patent: 4479214 (1984-10-01), Ryan
patent: 4493075 (1985-01-01), Anderson et al.
patent: 4498146 (1985-02-01), Martinez
patent: 4514830 (1985-04-01), Hagiwara et al.
patent: 4525839 (1985-06-01), Nozawa et al.
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 4586163 (1986-04-01), Koike
patent: 4601031 (1986-07-01), Walker et al.
patent: 4612640 (1986-09-01), Mehrotra et al.
patent: 4617624 (1986-10-01), Goodman
patent: 4617651 (1986-10-01), Ip et al.
patent: 4642759 (1987-02-01), Foster
patent: 4653023 (1987-03-01), Suzuki et al.
patent: 4654847 (1987-03-01), Dutton
patent: 4672240 (1987-06-01), Smith et al.
patent: 4688219 (1987-08-01), Takemae
patent: 4733394 (1988-03-01), Giebel
patent: 4746998 (1988-05-01), Robinson et al.
patent: 4757474 (1988-07-01), Fukushi et al.
patent: 4768193 (1988-08-01), Takemae
patent: 4774700 (1988-09-01), Satoh et al.
patent: 4794568 (1988-12-01), Lim et al.
patent: 4796233 (1989-01-01), Awaya et al.
patent: 4827452 (1989-05-01), Toyama et al.
patent: 4847808 (1989-07-01), Kobatake
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4914529 (1990-04-01), Bonke
patent: 4920518 (1990-04-01), Nakamura et al.
patent: 4924331 (1990-05-01), Robinson et al.
patent: 4942556 (1990-07-01), Sasaki et al.
patent: 4945535 (1990-07-01), Hosotani et al.
patent: 4949309 (1990-08-01), Rao
patent: 4953122 (1990-08-01), Williams
patent: 5043940 (1991-08-01), Harari
patent: 5095344 (1992-03-01), Harari
patent: 5123016 (1992-06-01), Muller et al.
patent: 5134616 (1992-07-01), Barth, Jr. et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200959 (1993-04-01), Gross et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5396468 (1995-03-01), Harari et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5504760 (1996-04-01), Harari et al.
patent: 5509018 (1996-04-01), Niijima et al.
patent: 5535328 (1996-07-01), Harari et al.
patent: 5546402 (1996-08-01), Niijima et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5671229 (1997-09-01), Harari et al.
patent: 5719808 (1998-02-01), Harari et al.
Wilson, "1-Mbit flash memories seek their role in system design," Computer Design, vol. 28, No. 5, pp. 30 and 32, (Mar. 1989).
Jex, "Flash Memory B10S for PC and Notebook Computers," CH2954-6/91-0000, pp. 692-695, IEEE, 1991.
Stark, M., "Two Bits Per Cell Rom," IEEE Catalog No. 81-CH1626-1, Library of Congress No. 80-85186, Order No. 341, Spring Comp Con 1981, Feb. 23-26, Twenty-Second Computer Society International Conference, San Francisco, CA.
Furuyama et al., "An Experimental 2-Bit/Cell Storage Dram For Macro Cell Or Memory-On-Logic Application," pp. 4.4.1-4.4.4, IEEE, (1988).
Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels Cell Storage," IEEE Journal Of Solid-State Circuits, vol. 23, No. 1, Feb. 1988.
Krick, P.J., "Three-State MNOS Fet Memory Array," IBM Technical Disclosure Bulletin, vol. 18, No. 12, pp. 4192-4193 (May, 1976).
Alberts, et al., "Multi-Bit Storage Fet EAROM Cell," IBM Technical Disclosure Bulletin, vol. 24, No. 7A, pp. 3311-3314 (Dec., 1981).
Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells," IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3 (Jun., 1987).
Miller, "Semidisk Disk Emulator," Interface Age, p. 102, Nov., 1982.
Clewitt, "Bubble Memories as a Floppy Disk Replacement," 1978 Midcon Technical Papers, vol. 2, pp. 1-7, Dec. 1978.
Hancock, "Architecting a CCD Replacement for the IBM 2305 Fixed Head Disk Drive," Digest of Papers, Eighteenth IEEE Computer International Conference, pp. 182-184, 1979.
Harari Eliyahou
Mehrotra Sanjay
Norman Robert D.
Nelms David
Phan Trong
SanDisk Corporation
LandOfFree
Multi-state Flash EEprom system on a card that includes defectiv does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-state Flash EEprom system on a card that includes defectiv, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-state Flash EEprom system on a card that includes defectiv will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-428834