Data processing: speech signal processing – linguistics – language – Speech signal processing – Recognition
Reexamination Certificate
2009-09-04
2011-10-11
Abebe, Daniel D (Department: 2626)
Data processing: speech signal processing, linguistics, language
Speech signal processing
Recognition
C704S242000, C704S243000, C379S088010
Reexamination Certificate
active
08036890
ABSTRACT:
A speech recognition circuit comprises an input buffer for receiving processed speech parameters. A lexical memory contains lexical data for word recognition. The lexical data comprises a plurality of lexical tree data structures. Each lexical tree data structure comprises a model of words having common prefix components. An initial component of each lexical tree structure is unique. A plurality of lexical tree processors are connected in parallel to the input buffer for processing the speech parameters in parallel to perform parallel lexical tree processing for word recognition by accessing the lexical data in the lexical memory. A results memory is connected to the lexical tree processors for storing processing results from the lexical tree processors and lexical tree identifiers to identify lexical trees to be processed by the lexical tree processors. A controller controls the lexical tree processors to process lexical trees identified in the results memory by performing parallel processing on a plurality of said lexical tree data structures.
REFERENCES:
patent: 5832428 (1998-11-01), Chow et al.
patent: 5881312 (1999-03-01), Dulong
patent: 5995930 (1999-11-01), Hab-Umbach et al.
patent: 6047283 (2000-04-01), Braun
patent: 7035802 (2006-04-01), Rigazio et al.
patent: 7120582 (2006-10-01), Young et al.
patent: 2001/0011218 (2001-08-01), Phillips et al.
patent: 2008/0255839 (2008-10-01), Larri et al.
patent: 2 112 194 (1983-07-01), None
patent: 2 331 392 (1999-05-01), None
patent: WO-03/067572 (2003-08-01), None
S. Glinski et al., “Spoken Language Recognition on a DSP Array Processor”, IEEE Transactions on Parallel and Distributed Systems, Jul. 5, 1994, No. 7, New York, USA, pp. 697-703.
S. Chatterjee et al., “Connected Speech Recognition on a Multiple Processor Pipeline”, ICASSP 89, May 23, 1989, Glasgow, UK, pp. 774-777.
S. H. Chung et al. “A Parallel Phoneme Recognition Algorithm Based on Continuous Hidden Markov Model”, Proceedings 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing, IPPS/SPDP 1999, Proceedings of 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Pro, IEEE Comput. Soc. pp. 453-457 (1999).
S.H. Chung et al. “A Parallel Computation Model for Integrated Speech and Natural Language Understanding”, IEEE Transactions on Computers, vol. 42, No. 10, Oct. 1, 1993.
N. Deshmukn et al. “Hierarchical Search for Large-Vocabulary Conversational Speech Recognition: Working Toward a Solution to the Decoding Problem”, IEEE Signal Processing Magazine, vol. 16, No. 5, pp. 84-107 (Sep. 1999).
Abebe Daniel D
Dickstein & Shapiro LLP
Zentian Limited
LandOfFree
Speech recognition circuit using parallel processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Speech recognition circuit using parallel processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speech recognition circuit using parallel processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4287569