Thin film transistor

Details Thin film transistor Thin film transistor

2009-04-21

2011-11-01

Mandala, Victor A (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Non-single crystal, or recrystallized, semiconductor...

Amorphous semiconductor material

C257S059000, C257S072000, C257SE29294

Reexamination Certificate

active

08049215

ABSTRACT:
A thin film transistor has a gate electrode; a gate insulating layer provided so as to cover the gate electrode layer; a pair of impurity semiconductor layers forming source and drain regions which is provided so that at least part of each of them overlaps the gate electrode layer and which are provided with a space therebetween; a microcrystalline semiconductor layer provided over the gate insulating layer in part of a channel length; a semiconductor layer provided over the gate insulating layer so as to cover at least the microcrystalline semiconductor layer; and an amorphous semiconductor layer provided between the semiconductor layer and the pair of impurity semiconductor layers. An impurity element which reduces the coordination number of silicon and generates dangling bonds is made to exist in the semiconductor layer.

REFERENCES:
patent: 4409134 (1983-10-01), Yamazaki
patent: 5101242 (1992-03-01), Ikeda et al.
patent: 5221631 (1993-06-01), Ikeda et al.
patent: 5311040 (1994-05-01), Hiramatsu et al.
patent: 5591987 (1997-01-01), Yamazaki et al.
patent: 5677236 (1997-10-01), Saitoh et al.
patent: 5864150 (1999-01-01), Lin
patent: 6153893 (2000-11-01), Inoue et al.
patent: 6468839 (2002-10-01), Inoue et al.
patent: 6483124 (2002-11-01), Flewitt
patent: 7511709 (2009-03-01), Koyama et al.
patent: 7635889 (2009-12-01), Isa et al.
patent: 7786485 (2010-08-01), Dairiki et al.
patent: 7812348 (2010-10-01), Dairiki et al.
patent: 7821012 (2010-10-01), Jinbo
patent: 2005/0115930 (2005-06-01), Tanaka et al.
patent: 2009/0033818 (2009-02-01), Nakajima et al.
patent: 2009/0057683 (2009-03-01), Nakajima et al.
patent: 2009/0061574 (2009-03-01), Nakajima et al.
patent: 2009/0218568 (2009-09-01), Dairiki et al.
patent: 2009/0236600 (2009-09-01), Yamazaki et al.
patent: 2009/0261328 (2009-10-01), Miyairi et al.
patent: 2009/0261330 (2009-10-01), Yamazaki et al.
patent: 2009/0267068 (2009-10-01), Dairiki et al.
patent: 2010/0096631 (2010-04-01), Miyairi et al.
patent: 2010/0096637 (2010-04-01), Yamazaki et al.
patent: 0 535 979 (1993-04-01), None
patent: 0 652 595 (1995-05-01), None
patent: 1 537 938 (2005-06-01), None
patent: 05-129608 (1993-05-01), None
patent: 07-131030 (1995-05-01), None
patent: 2001-053283 (2001-02-01), None
patent: 2005-049832 (2005-02-01), None
patent: 2005-191546 (2005-07-01), None
Arai, et al., “41.2: Micro Silicon Technology for Active Matrix OLED Display”, SID Digest '07, SID International Symposium Digest of Technical Papers, vol. XXXVIII, pp. 1370-1373, 2007.
Fujiwara, et al., “Stress-Induced Nucleation of Microcrystalline Silicon From Amorphous Phase”, Jpn. J. Appl. Phys., vol. 41/Part1, No. 5A, pp. 2821-2828, 2002.
Kamei et al., “A Significant Reduction of Impurity Contents in Hydrogenated Microcrystalline Silicon Films for Increased Grain Size and Reduced Defect Density”, Jpn. J. Appl. Phys., vol. 37/Part2, No. 3A, pp. L 265-L 268, Mar. 1, 1998.
Lee, et al., “How to Achieve High Mobility Thin Film Transistors by Direct Deposition of Silicon Using 13.56 MHz RF PECVD?”, Int. Electron Devices Meeting Tech. Digest, pp. 295-298, 2006.
Czang, et al., “Directly Deposited Nanocrystalline Silicon Thin-Film Transistors With Ultra High Mobilities”, Appl. Phys. Lett., 89, 2006, pp. 252101-1-252101-3.
Fujiwara, et al., “Real-Time Spectroscopic Ellipsometry Studies of the Nucleation and Grain Growth Processes in Microcrystalline Silicon Thin Films”, Physical Review B, vol. 63, pp. 115306-1-115306-9, 2001.
Fujiwara, et al., “Microcrystalline Silicon Nucleation Sites in the Sub-Surface of Hydrogenated Amorphous Silicon”, Surface Science 497, pp. 333-340, 2002.
Kim et al., “42.1: A Novel Four-Mask-Count Process Architecture for TFT-LCDs”, SID Digest '00 :SID International Symposium Digest of Technical Papers, pp. 1006-1009, 2000.
Song, et al., “34.1: Advanced Four-Mask Process Architecture for the a-Si TFT, Array Manufacturing Method”, SID Digest '02 :SID International Symposium Digest of Technical Papers, pp. 1038-1041, 2002.
Choi et al., “P-16: Novel Four-Mask Process in the FFS TFT-LCD With Optimum Multiple-Slit Design Applied by the Use of a Gray-Tone Mask”, SID Digest '05 :SID International Symposium Digest of Technical, pp. 284-287, 2005.

Affiliated with

Also associated with

Rating

Thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4276476