Method for accessing vertically stacked embedded non-flash...

Details Method for accessing vertically stacked embedded non-flash... Method for accessing vertically stacked embedded non-flash...

2011-02-15

2011-11-22

Tran, Michael (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S230060

Reexamination Certificate

active

08064284

ABSTRACT:
A multiple-type memory is disclosed. The multiple-type memory includes memory blocks in communication with control logic blocks. The memory blocks and the control logic blocks are configured to emulate a plurality of memory types. The memory blocks can be configured into a plurality of memory planes that are vertically stacked upon one another. The vertically stacked memory planes may be used to increase data storage density and/or the number of memory types that can be emulated by the multiple-type memory. Each memory plane can emulate one or more memory types. The control logic blocks can be formed in a substrate (e.g., a silicon substrate including CMOS circuitry) and the memory blocks or the plurality of memory planes can be positioned over the substrate and in communication with the control logic blocks. The multiple-type memory may be non-volatile so that stored data is retained in the absence of power.

REFERENCES:
patent: 7236411 (2007-06-01), Saini et al.
patent: 7813210 (2010-10-01), Norman
patent: 7889591 (2011-02-01), Norman

Affiliated with

Also associated with

Rating

Method for accessing vertically stacked embedded non-flash... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for accessing vertically stacked embedded non-flash..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for accessing vertically stacked embedded non-flash... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4273137