Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2010-08-05
2011-12-27
Li, Meiya (Department: 2811)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C257S499000, C257S528000, C257S532000, C257S685000, C257S704000, C257S724000, C257S778000, C257SE23079, C257SE23116, C257SE23124, C257SE23141, C257SE23153, C257SE23154, C438S107000, C438S108000, C438S109000, C438S110000
Reexamination Certificate
active
08084297
ABSTRACT:
A method of implementing a capacitor in an integrated circuit package is disclosed. The method comprises coupling the capacitor to a first surface of a substrate of the integrated circuit package; positioning an integrated circuit die over the capacitor, wherein the integrated circuit die has a first plurality of solder bumps and a second plurality of solder bumps separated by a region having no solder bumps; coupling the integrated circuit die to the first surface of the substrate over the capacitor, wherein the region having no solder bumps is positioned over the capacitor; and encapsulating the integrated circuit die and the capacitor.
REFERENCES:
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 5798567 (1998-08-01), Kelly et al.
patent: 6229215 (2001-05-01), Egawa
patent: 6384701 (2002-05-01), Yamada et al.
patent: 6661100 (2003-12-01), Anderson et al.
patent: 6906408 (2005-06-01), Cloud et al.
patent: 7067914 (2006-06-01), Malinowski et al.
patent: 7109576 (2006-09-01), Bolken et al.
patent: 2002/0086500 (2002-07-01), Wu et al.
patent: 2002/0140085 (2002-10-01), Lee et al.
patent: 2003/0033578 (2003-02-01), Chan et al.
patent: 2004/0012085 (2004-01-01), Shioga et al.
patent: 2004/0075170 (2004-04-01), Degani et al.
patent: 2004/0164390 (2004-08-01), Wang
patent: 2005/0179128 (2005-08-01), Shioga et al.
patent: 2005/0258548 (2005-11-01), Ogawa et al.
patent: 2005/0285243 (2005-12-01), Stone et al.
U.S. Appl. No. 11/340,996, filed Jan. 27, 2006, Joshi et al.
Joshi Mukul
Nagarajan Kumar
George Thomas
King John J.
Li Meiya
Xilinx , Inc.
LandOfFree
Method of implementing a capacitor in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of implementing a capacitor in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of implementing a capacitor in an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4269602