Non-volatile memory with dynamic multi-mode operation

Details Non-volatile memory with dynamic multi-mode operation Non-volatile memory with dynamic multi-mode operation

2009-12-10

2011-10-25

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185120, C365S168000

Reexamination Certificate

active

08045377

ABSTRACT:
A method and system for extending the life span of a flash memory device. The flash memory device is dynamically configurable to store data in the single bit per cell (SBC) storage mode or the multiple bit per cell (MBC) mode, such that both SBC data and MBC data co-exist within the same memory array. One or more tag bits stored in each page of the memory is used to indicate the type of storage mode used for storing the data in the corresponding subdivision, where a subdivision can be a bank, block or page. A controller monitors the number of program-erase cycles corresponding to each page for selectively changing the storage mode in order to maximize lifespan of any subdivision of the multi-mode flash memory device.

REFERENCES:
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5299162 (1994-03-01), Kim et al.
patent: 5367484 (1994-11-01), Alexander et al.
patent: 5541879 (1996-07-01), Suh et al.
patent: 5546341 (1996-08-01), Suh et al.
patent: 5671178 (1997-09-01), Park et al.
patent: 5671388 (1997-09-01), Hasbun
patent: 5822256 (1998-10-01), Bauer et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 6097637 (2000-08-01), Bauer et al.
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6118705 (2000-09-01), Gupta et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6359810 (2002-03-01), Gupta et al.
patent: 6456528 (2002-09-01), Chen
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6717847 (2004-04-01), Chen
patent: 6728133 (2004-04-01), Shimizu
patent: 6732221 (2004-05-01), Ban
patent: 6807106 (2004-10-01), Gonzales et al.
patent: 6847550 (2005-01-01), Park
patent: 6850443 (2005-02-01), Lofgren et al.
patent: 6885583 (2005-04-01), Tanaka
patent: 7082056 (2006-07-01), Chen et al.
patent: 7111140 (2006-09-01), Estakhri et al.
patent: 7161842 (2007-01-01), Park
patent: 7308525 (2007-12-01), Lasser et al.
patent: 7336531 (2008-02-01), Roohparvar
patent: 7433246 (2008-10-01), Lee
patent: 7508732 (2009-03-01), Park et al.
patent: 7554842 (2009-06-01), Barzilai et al.
patent: 7593259 (2009-09-01), Kim
patent: 7646636 (2010-01-01), Kim
patent: 7804718 (2010-09-01), Kim
patent: 7836242 (2010-11-01), Hwang et al.
patent: 2004/0080979 (2004-04-01), Park
patent: 2005/0007801 (2005-01-01), Barzilai et al.
patent: 2005/0180209 (2005-08-01), Lasser
patent: 2005/0286297 (2005-12-01), Roohparvar
patent: 2006/0004952 (2006-01-01), Lasser
patent: 2006/0050594 (2006-03-01), Park
patent: 2006/0133155 (2006-06-01), Fujita et al.
patent: 2006/0282610 (2006-12-01), Dariel et al.
patent: 2007/0025151 (2007-02-01), Lee
patent: 2008/0062760 (2008-03-01), Kim
patent: 2008/0077728 (2008-03-01), Kim et al.
patent: 1343172 (2003-09-01), None
Aritome, et al., “A Reliable Bi-Polarity Write/Erase Technology in Flash Eeproms”, Int'l. Electron Devices Meeting, 1990, Technical Digest, Dec. 9-12, 1990; pp. 111-114.
Shirota, et al., “A 2.3 um2 Memory Cell Structure for 16Mb Nand Eeproms”, International Electron Device Meeting Tech. Dig., Dec. 1990, pp. 103-106.
Hara, et al., “A 146mm2 8Gb NAND Flash Memory with 70nm CMOS Technology”, IEEE Journal of Solid State Circuits, vol. 41, No. 1, Jan. 2006, pp. 161-169.
Byeon, et al., “An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology”, ISSCC Session 2 Non-Volatile Memory 2.2, IEEE International Solid-State Circuits Conference, Feb. 7, 2005, pp. 46-47.
Suh, et al., “A 3.3 V 32 Mb NAND Memory with Incremental Step Pulse Programming Scheme”, IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1156.
Takeuchi, et al., “A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories”, IEEE Journal of Solid-State Circuits, vol. 33, No. 8, Aug. 1998, pp. 1228-1238.
Jung, et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
Cho, et al., “A Dual-Mode Nand Flash Memory: 1-Gb Multilevel and High Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1700-1706.
Lee, et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology”, 2004 IEEE International Solid-State Circuits Conference, Session 2, Feb. 16, 2004, ten (10) pages, vol. 1.
Takeuchi, et al., “A 56nm CMOS 99mm2 8Gb Multi-Level NAND Flash Memory with 10MB/s Program Throughput”, 2006 IEEE International Solid-State Circuits Conference, Session 7, Feb. 6, 2004, pp. 507-516.
Samsung Electronics, “256M x 8 Bit /128M x 16 Bit/512M x 8 Bit NAND Flash Memory”, May 6, 2005, pp. 1-41.
Gal et al., “Algorithms and Data Structures for Flash Memories”, ACM Computing Surveys, vol. 37, No. 2, Jun. 2005, pp. 138-163.
Samsung Electronics Co. Ltd, OneNAND4G(KFW4G16Q2M-DEB6), OneNAND2G(KFH2G16Q2M-DEB6), OneNAND1G(KFW1G16Q2M-DEB6) Flash Memory, OneNAND™ Specification Ver. 1.2, pp. 1-125, Dec. 23, 2005.
Kirisawa, et al., A Nand Structured Cell With a New Programming Technology for Highly Reliable 5V-Only Flash Eeprom, 1990 IEEE Symposium on VLSI Tech., Jun. 4-7, 1990, pp. 129-130.
International Patent Application No. PCT/CA2008/000285, Search Report dated May 28, 2008, p. 2.
Kim, et al. “A 120-mm2 64 Mb NAND Flash Memory Archieving 180 ns/Byte Effective Program Speed,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 670-680.
Tanaka, T. et al., “A quick intelligent page-programming architecture and a shielded bitline sensing method for 3 V only NAND flash memory”, IEEE Journal of Solid-state Circuits, vol. 29, Issue 11, Nov. 1994, pp. 1366-1373.
Samsung Electronics Co. Ltd, “1G x 8 Bit/2G x 8 Bit NAND Flash Memory”, K9F8G08UXM, Mar. 31, 2007, pp. 1-54.
Choi, Young, “16-Gbit MLC NAND Flash Weighs in”, EETimes.com, Jul. 7, 2007, pp. 1-3, http://www.eetimes.com/ showArticle.jhtmlarticlelD=201200825.
Lee J. et al., “A 90-nm CMOS 1.8-V 2Gb NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003. pp. 1934-1942.
Samsung Electronics Co. Ltd, “2G x 8 Bit NAND Flash Memory”, K9GAG08U0M, Apr. 12, 2006, pp. 1-48.
Toshiba, “16 Gbit (2G x 8 Bit) CMOS NAND E2PROM (Multi-Level-Cell)”, TC58NVG4D1DTG00, Nov. 9, 2006.
Intel Corporation, “Intel® Advanced+ Boot Block Flash Memory (C3)”, May 2005, pp. 1-72.
M-Systems Flash Disk Pioneers Ltd., “DiskOnChip H1 4Gb (512MByte) and 8Gb (1 GByte) High Capacity Flash Disk with NAND and x2 Technology”, Data Sheet, Rev. 0.5 (Preliminary), pp. 1-66, Jul. 2005.
Intel Corporation, “Intel Strataflash Wireless Memory (L18)”, Order No. 251902, Revision 010, Aug. 2005.
Jung et al., “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications,” 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1996, pp. 32-33.
Cho, et al., “A 3.3 V 1 Gb Multilevel NAND Flash Memory with Non-Uniformthreshold Voltage Distribution”, Solid State Circuits Conference, 2001, Digest of Technical Papers, ISSCC, 2001 IEEE International, Feb. 5, 2001, pp. 28-29.
U.S. Appl. No. 11/829,410, Notice of Allowance dated Nov. 17, 2009.
Spansion Data Sheet, S70GL01GN00 MirrorBitFlash 1024 Megabit, 3.0 Volt-only Page Mode Flash Memory Featuring 110 mm MirrorBit Process Technology, Jun. 1, 1995.

Affiliated with

Also associated with

Rating

Non-volatile memory with dynamic multi-mode operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory with dynamic multi-mode operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory with dynamic multi-mode operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4262387