Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2008-08-01
2011-12-20
Tugbang, A. Dexter (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S606000, C029S603230, C427S116000, C427S117000, C336S182000, C336S208000
Reexamination Certificate
active
08079134
ABSTRACT:
A method is provided that utilizes silicon through via technology, to build a Toroid into the chip with the addition of a layer of magnetic material such as Nickel above and below the T-coil stacked multi-ring structure. This allows the connection between the inner via and an array of outer vias. This material is added on a BEOL metal layer or as an external coating on the finished silicon. Depending on the configuration and material used for the via, the inductance will increase approximately two orders of magnitude (e.g., by utilizing a nickel via core). Moreover, a ferrite material with proper thermal conduction properties is used in one embodiment.
REFERENCES:
patent: 4684438 (1987-08-01), Lazzari
patent: 5793272 (1998-08-01), Burghartz et al.
patent: 5852866 (1998-12-01), Kuettner et al.
patent: 6441715 (2002-08-01), Johnson
patent: 6947291 (2005-09-01), Chua et al.
patent: 7061359 (2006-06-01), Ding et al.
patent: 7132829 (2006-11-01), Hudson et al.
patent: 2002/0187662 (2002-12-01), Biegelsen et al.
patent: 2005/0270135 (2005-12-01), Chua et al.
patent: 59124115 (1984-07-01), None
Bartley Gerald Keith
Becker Darryl John
Dahlen Paul Eric
Germann Philip Raymond
Maki Andrew Benson
International Business Machines - Corporation
Tugbang A. Dexter
Williams Robert R.
LandOfFree
Method of enhancing on-chip inductance structure utilizing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of enhancing on-chip inductance structure utilizing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of enhancing on-chip inductance structure utilizing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4253230