Boots – shoes – and leggings
Patent
1988-12-15
1992-05-26
Shaw, Gareth D.
Boots, shoes, and leggings
3642401, 36424295, 364245, 3642452, 3642844, 364DIG1, G06F 1206, G06F 1516
Patent
active
051173506
ABSTRACT:
A computer system having plural nodes interconnected by a common broadcast bus. Each node has memory and at least one node has a processor. The system has a dynamically configurable memory which may be located within the system address space of a distributed system architecture including memory within each node having a processor and the memory resident within other nodes. The memory in the system address space is addressable by system physical addresses which are isolated from the physical addresses for memory in each node. The node physical addresses are translatable to and from the system physical addresses by partition maps located in partition tables at each node. Memory located anywhere in the distributed system architecture may be partitioned dynamically and accessed on a local basis by programming the partition tables, stored in partitioning RAMs. The use of the partitioning process permits data to be duplicated throughout a distributed system architecture and permits read cycles for shared data to execute at local bus speeds.
REFERENCES:
patent: 4754394 (1988-06-01), Brantley et al.
Hilpert, Jr. Edwin J.
Parrish Osey C.
Peiffer, Jr. Robert E.
Thomas James H.
Flashpoint Computer Corporation
Loomis John C.
Shaw Gareth D.
LandOfFree
Memory address mechanism in a distributed memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory address mechanism in a distributed memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory address mechanism in a distributed memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-424220