Clock serializer/deserializer transmission method and appartus

Details Clock serializer/deserializer transmission method and appartus Clock serializer/deserializer transmission method and appartus

Filed on

2007-06-21

Date issued

2010-10-19

Examiner

Ho, Tuan (Department: 2622)

Patent Class

Television

SubClass

Camera, system and detail

SubSubClass

Combined image signal generator and general image signal...

Other Related Categories

C348S231990, C348S211500

Type

Reexamination Certificate

Status

active

Patent number

07817191

Description

ABSTRACT:
An apparatus and method for use in transmitting data that is supplied with a high jitter input clock in a serial data stream over a single fiber cable. Video data from a camera is stored in memory using the high jitter clock. A stable clock is used to transmit the data from memory. To account for drift between the input clock and the stable clock idle words are added to or deleted from the transmitted data.

REFERENCES:
patent: 7385624 (2008-06-01), Takehara et al.
patent: 7564484 (2009-07-01), Rotte et al.
patent: 2004/0169733 (2004-09-01), Ishizaka et al.

Affiliated with

Also associated with

Rating

Clock serializer/deserializer transmission method and appartus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock serializer/deserializer transmission method and appartus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock serializer/deserializer transmission method and appartus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4240610