Fishing – trapping – and vermin destroying
Patent
1995-06-06
1996-12-10
Fourson, George
Fishing, trapping, and vermin destroying
437978, H01L 2131
Patent
active
055830781
ABSTRACT:
Re-entrant angles in doped dielectrics produced from the decomposition of organo-silicon compounds are reduced or eliminated by the addition of a polar molecule to the dielectric deposition process.
REFERENCES:
patent: 4217375 (1980-08-01), Adams
patent: 4828629 (1989-05-01), Ikeda et al.
patent: 4894352 (1990-01-01), Lane et al.
patent: 5013691 (1991-05-01), Lory et al.
Proceedings Of The Fourth International IEEE VLSI Multilevel Interconnection Conference, Jun. 15-16, 1987, "Photo CVC Technology for Interlevel Dielectrics in Submicron VLSIs," by Tsutomu Fujita et al., pp. 285-291.
Pai et al., J. Appl. Phys. 68(2), 15 Jul. 1990, pp. 793-801.
Wolf, "Silicon Processing For The VLSI Era: vol. 2" Lattice Press, Sunset Beach, Cal. (1990) pp. 194-199.
Kerr et al., Stabilization of SiO.sub.2 Passivation Layers with P.sub.2 0.sub.5, IBM Journal, Sep. 1964, pp. 376-384.
Becker et al., Low Pressure Deposition of Dopid SiO.sub.2 by Pyrolysis of Tetraethylorthosilicate (TEOS)).
J. Electrochem. Soc.: Solid-State Science and Technology Nov. 1987 pp. 2923-2931.
IBM T.D.B., vol. 12, No. 12, May 1970, p. 2086 Balk et al., Oxide Stabilization Process.
Barry et al., Dopid Oxides as Diffusion Sources, J. Electrochem. Soc.: Solid State Science, Jun. 1969 pp. 854-860.
Fourson George
Laumann Richard D.
Lucent Technologies - Inc.
LandOfFree
Method for fabricating a planar dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a planar dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a planar dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-424006