Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-05-11
2010-10-12
Do, Chat C (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S495000, C708S505000, C708S670000
Reexamination Certificate
active
07814138
ABSTRACT:
According to embodiments of the subject matter disclosed in this application, decimal floating-point additions and/or decimal fixed-point additions may be implemented using existing hardware for binary number operations. The implementation can be carried out in software, in hardware, or in a combination of software and hardware. Pre-calculated constants that are approximations to negative powers of 10 and stored in binary format may be used for rounding addition results to a designated precision by multiplying the results with a pre-calculated constant. Additionally, several parts of a decimal multiplication may be carried out in parallel. Furthermore, a simple comparison with a constant instead of an expensive remainder calculation may be used for midpoint detection and exactness determination.
REFERENCES:
patent: 7069289 (2006-06-01), Steele, Jr.
patent: 7519645 (2009-04-01), Carlough et al.
patent: 7546328 (2009-06-01), Schulte et al.
patent: 2007/0233774 (2007-10-01), Tang et al.
patent: 2007/0266072 (2007-11-01), Cornea-Hasegan
K. Duke, “Decimal Floating Point Processor. Nov. 1969.” IBM Technical Disclosure Bulletin, vol. 12, No. 6, p. 862.
Tsen, C.; Gonzalez-Navarro, S.; Schulte, M., “Hardware design of a Binary Integer Decimal-based floating-point adder,” 25th International Conference on Computer Design, pp. 288-295, Oct. 2007.
Tsen, C.; Schulte, M.; Gonzalez-Navarro, S., “Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit,” IEEE International Conf. on Application-specific Systems, Architectures and Processors, pp. 115-121, Jul. 2007.
Johnstone, P.; Petry, F.E., “Higher radix floating point representations,” Proceedings of 9th Symposium on Computer Arithmetic, pp. 128-135, Sep. 1989.
Intel Inc., “Reference Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic”, retrieved from http://cache-www.intel.com/cd/00/00/29/43/294339—294339.pdf.
Marius Cornea and Cristina Anderson, “Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic,” in Proceedings, Real Numbers and Computers Conference, 2006.
Mark A. Erle, et al, “Decimal Multiplication With Efficient Partial Product Generation,” 2005, pp. 1-8.
Pending U.S. Appl. No. 11/133,811, filed May 19, 2005, Inventor: Marius A. Cornea-Hasegan.
Hollasch: IEEE Standard 754 Floating Point Numbers; last updated Dec. 4, 2001; 7 pages.
Do Chat C
Intel Corporation
Sandifer Matthew
Trop Pruner & Hu P.C.
LandOfFree
Method and apparatus for decimal number addition using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for decimal number addition using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decimal number addition using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4223769