Methods and apparatus for instruction set emulation

Details Methods and apparatus for instruction set emulation Methods and apparatus for instruction set emulation

2005-02-08

2010-10-19

Zhen, Wei Y (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S137000, C717S149000, C712S208000, C712S209000, C712S227000

Reexamination Certificate

active

07818724

ABSTRACT:
Methods and apparatus provide for translating a software program page by page from a first instruction set architecture (ISA) into a second ISA using one or more of a set of processors of a multi-processor system; and executing the translated software program using a dedicated other processor of the multi-processor system.

REFERENCES:
patent: 4388682 (1983-06-01), Eldridge
patent: 5909565 (1999-06-01), Morikawa et al.
patent: 6430674 (2002-08-01), Trivedi et al.
patent: 6496922 (2002-12-01), Borrill
patent: 6526491 (2003-02-01), Suzuoki et al.
patent: 6711667 (2004-03-01), Ireton
patent: 7251811 (2007-07-01), Rosner et al.
patent: 7266811 (2007-09-01), Mohamed et al.
patent: 2004/0133884 (2004-07-01), Zemach et al.
patent: 2004/0243983 (2004-12-01), Kumura
patent: 2005/0097525 (2005-05-01), Stone et al.
patent: 2005/0289520 (2005-12-01), Overall
Translation-invariant propelinear codes, Rifa, J.; Pujol, J., Information Theory, IEEE Transactions on, vol. 43 Issue: 2 Mar. 1997, IEEE, pp. 590-598.
Run-time code generation as a central system service, Franz, M., Operating Systems, 1997., The Sixth Workshop on Hot Topics in, May 5-6, 1997, IEEE, pp. 112-117.
Compact binaries with code compression in a software dynamic translator, Shogan, S.; Childers, B.R., Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, vol. 2 Feb. 16-20, 2004, IEEE, pp. 1052-1057 vol. 2.
Compiler-directed physical address generation for reducing dTLB power, Kadayif, I.; Nath, P.; Kandemir, M.; Sivasubramaniam, A., Performance Analysis of Systems and Software, 2004 IEEE International Symposium on—ISPASS 2004, IEEE, pp. 161-168.
A Dynamic Binary Translation Approach to Architectural Simulation, Cain et al., published on Mar. 2001, pp. 1-10.
Gross et al. “Parallel compilation for a parallel machine” Proceedings of the Sigplan '89 Conference on programing Language Design and AA (cont'd) and Implementation, Jun. 21, 1989, XP-002394370 (pp. 91-100).
Cain H W et al: “A dynamic binary translation approach to architectural simulation” Computer Architecture News, ACM, New York, NY,US, vol. 29, No. 1, Mar. 2001, AB (cont'd) XP002237506, (pp. 27-36).
Cogwell B H et al: “Timing insensitive binary-to-binary migration across multiprocessor architectures” Paralle and Distributed Real-Time Systems, 1995. Proceedings of AC (cont'd) Third Workshop on Santa Barbara, CA, USA, Apr. 1995, Los Alamitos, CA, USA, IEEE Comput. Soc, 1995, XP010148075 (pp. 193-194).
International Search Report and Written Opinion based on PCT/JP2006/302422, dated Aug. 30, 2006 (12 pages).

Affiliated with

Also associated with

Rating

Methods and apparatus for instruction set emulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for instruction set emulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for instruction set emulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4220880