Multi-phase clock generation circuit having a low skew...

Details Multi-phase clock generation circuit having a low skew... Multi-phase clock generation circuit having a low skew...

2008-12-23

2010-11-23

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S237000

Reexamination Certificate

active

07839196

ABSTRACT:
A multi-phase clock generation circuit having a low skew imprecision is presented. The circuit includes a phase clock generation block and a phase correction block. The phase clock generation block is configured to generate a plurality of phase clocks having phases different from each other with response to a pair of input clocks. The phase correction block is configured to generate final output interpolated phase clocks in which each has a center phase by adjusted by multiple phase clocks that have adjacent phases.

REFERENCES:
patent: 6570425 (2003-05-01), Yamaguchi
patent: 6794912 (2004-09-01), Hirata et al.
patent: 6977539 (2005-12-01), McDonagh et al.
patent: 7446616 (2008-11-01), Lee
patent: 2005/0053180 (2005-03-01), Nose et al.
patent: 2006/0098823 (2006-05-01), Venes et al.
patent: 2007/0047680 (2007-03-01), Okamura
patent: 2007/0047686 (2007-03-01), Aoki et al.
patent: 2008/0094109 (2008-04-01), Farjad-rad et al.
patent: 2008/0100364 (2008-05-01), Hiraku

Affiliated with

Also associated with

Rating

Multi-phase clock generation circuit having a low skew... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-phase clock generation circuit having a low skew..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-phase clock generation circuit having a low skew... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4213430