Multi-cell data processor

Details Multi-cell data processor Multi-cell data processor

2007-03-21

2010-12-21

Vo, Nguyen (Department: 2618)

Telecommunications

Transmitter and receiver at same station

Radiotelephone equipment detail

C455S338000

Reexamination Certificate

active

07856246

ABSTRACT:
The exemplary embodiments of this invention provide a data processor having a processor engine composed of a plurality of processor cells, each cell including a local instruction memory and an instruction sequencer and being configured for selective connection with at least one adjacent cell enabling communication between cells. The processor engine is configured to be interposed between a radio frequency section and a baseband section to process data output from the baseband section prior to inputting the processed data to the radio frequency section, and to process signals output from the radio frequency section prior to inputting processed data to the baseband section. A plurality of communication-related functions are mapped into a corresponding plurality of regions of cells, and local instruction memory is configured to store program instructions for implementing all or a part of the associated function. As examples, one function may be a CORDIC function and another function may be a FIR filter function.

REFERENCES:
patent: 6366997 (2002-04-01), Barry et al.
patent: 2005/0283587 (2005-12-01), Pappalardo et al.
patent: 2007/0191007 (2007-08-01), Hayek et al.
patent: WO-2006/017339 (2006-02-01), None
patent: WO-2006/017339 (2006-02-01), None
Gay-Bellile, O. et al., “A Reconfigureable Superimposed 2D-Mesh Array For Channel Equalization”, Proceedings Of The 2002 IEEE International Symposium On Circuits And Systems, US, vol. 1, May 26, 2002, pp. 893-896, XP-002273540.
Burns, G. et al., “Array Processing For Channel Equalization”, 2002 IEEE International Conference On Acoustics, Speech, And Signal Processing, US, vol. 3, May 13, 2002, XP-010804026, pp. 3200-3203.
Baas, Bevan et al., “AsAP: A Fine-Grained Many-Core Platform For DSP Applications”, IEEE Micro, vol. 27, No. 2, Mar. 1, 2007, pp. 34-45, XP-011190027, ISSN: 0272-1732.
Meeuwsen et al., “A Full-Rate Software Implementation Of An IEEE 802.11A Compliant Digital Baseband Transmitter”, Signal Processing Systems, 2004, IEEE, Oct. 13, 2004, pp. 124-129, XP-010743947.
Yu, Zhiyi et al., “Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems”, Emerging VLSI Technologies and Architectures, 2006, IEEE Computer Society Annual Symposium On Klarlsruhe, Germany, Mar. 2-3, 2006, XP-010898670, pp. 378-383.
Agarwal, A. et al., “The Raw Microprocessor: A Computational Fabric For Software Circuits And General-Purpose Programs”, IEEE Micro, US, vol. 22, No. 2, Mar. 1, 2002, pp. 25-35, XP-011094422.
Schmidt, Ulrich, “Datawave: A Single-Chip Multiprocessor for Video Applications”, IEEE Micro, vol. 11, No. 3, Jun. 1, 1991, Los Alamitos, CA, US, pp. 22-22, 88, XP-000237234.
Weinhardt et al., “Using Function Folding to Improve Silicon Efficiency of Reconfigurable Arithmetic Arrays”, IEEE, Dec. 6, 2004, pp. 239-246, XP-010767554.
Koren, Israel et al., “A Data-Driven VLSI Array for Arbitrary Algorithms”, Computer, IEEE, vol. 21, No. 10, Oct. 1, 1988, pp. 30-43, XP-000118929.
Yeung, Alfred K.W. et al., “A Reconfigurable Data-driven Multiprocessor Architecture for Rapid Prototyping of High Throughput DSP Algorithms”, System Sciences, vol. I, Jan. 5, 1993, pp. 169-178, XP-010640447.
Forsell, Martti, “Networks on Chip—Chapter 9—A Parallel Computer As A NOC Region”, 2003, Kluwer Academic Publishers, Boston, USA, pp. 173-193, XP-002487290, ISBN: 1-4020-7392-5.
Arndt, Marylin et al., “Software Radio: The Challenges For Reconfigurable Terminals”, Annales Des Telecommunications, Paris, France, vol. 57, No. 7/08, Jul. 1, 2002, pp. 570-612, XP-001124779, ISSN: 0003-4347.
Athanas, Peter et al., “An Overview of Configurable Computing Machines for Software Radio Handsets”, IEEE Communications Magazine, vol. 4, No. 7, Jul. 1, 2003, pp. 134-141, XP-011098964, ISSN: 0163-6804.
Upadhyay, Adhir et al., “Optimal Partitioning of Globally Asynchcronous Locally Synchronous Processor Arrays”, Proceedings of the 2004 ACM Great Lakes Symposium on VLSI, GLSVLSI 2004, pp. 7-12, XP-002487289.
“A Survey of CORDIC algorithms for FPGA based computers”, Ray Andraka et al., ACM 0-89791-978, 1998, 10 pgs.
“A Systolic Array Processor for Software Defined Radio”, Lattice ECP/EC FPGA, Apr. 2005, pp. 1-17.
“Overview of recent supercomputer”, Aad J. van der Steen, ISBN 90-72910-03-6, 2004, 68 pgs.

Affiliated with

Also associated with

Rating

Multi-cell data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-cell data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-cell data processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4209270