Stock material or miscellaneous articles – Structurally defined web or sheet – Discontinuous or differential coating – impregnation or bond
Patent
1996-12-27
1999-03-02
Evans, Elizabeth
Stock material or miscellaneous articles
Structurally defined web or sheet
Discontinuous or differential coating, impregnation or bond
428209, 428210, 428213, 428901, B32B 300
Patent
active
058768386
ABSTRACT:
A semiconductor integrated circuit is made by a process including the formation on a surface of a semiconductor integrated circuit processing wafer of a layer of material applied to the wafer by plasma enhanced chemical vapor deposition (PECVD). The layer of material may include plural sub-layers, the thicknesses of which are additive to result in the thickness of the layer of material itself. The sub-layers of material may have non-uniform thicknesses across a dimension of the processing wafer because of compromises in the process which are necessary to control various parameters of the material layer other than its thickness. These non-uniformities of thickness of the sub-layers may be controlled to offset one another so that the resulting layer of material has a substantially uniform thickness across the dimension of the processing wafer. A method, and apparatus for practicing the method, are set forth along with an explanation of how particular geometric factors of electrodes used in the PECVD process affect the resulting thickness non-uniformities. The thickness non-uniformities of the sub-layers may also be largely abated by use of the invention in a predictive-corrective fashion. A similar predictive-corrective method and resulting apparatus is set forth for gas plasma etching of an existing layer of material on a semiconductor integrated circuit processing wafer.
REFERENCES:
patent: 4297162 (1981-10-01), Mundt et al.
patent: 4342901 (1982-08-01), Zajac
patent: 4827870 (1989-05-01), Lee
patent: 5009920 (1991-04-01), Lee
patent: 5319247 (1994-06-01), Matsuura
patent: 5439524 (1995-08-01), Cain et al.
patent: 5453406 (1995-09-01), Chen
patent: 5532191 (1996-07-01), Nakano et al.
patent: 5629242 (1997-05-01), Nagashima et al.
patent: 5631197 (1997-05-01), Yu et al.
patent: 5639345 (1997-06-01), Huang et al.
Evans Elizabeth
LSI Logic Corporation
LandOfFree
Semiconductor integrated circuit processing wafer having a PECVD does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit processing wafer having a PECVD, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit processing wafer having a PECVD will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-420676