Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2008-11-17
2010-02-16
Dinh, Son (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185170, C365S185190, C365S185220
Reexamination Certificate
active
07663934
ABSTRACT:
A non-volatile memory device and programming process is described that increases the programming voltage of successive programming cycles in relation to the percentage of the data bits that failed programming verification during the previous programming cycle and were not correctly programmed into the memory array. This allows for a faster on average program operation and a more accurate match of the subsequent increase in the programming voltage to the non-volatile memory device, the specific region or row being programmed and any changes due to device wear. In one embodiment of the present invention the manufacturing process/design and/or specific memory device is characterized by generating a failed bit percentage to programming voltage increase profile to set the desired programming voltage delta/increase. In another embodiment of the present invention, methods and apparatus are related for the programming of data into non-volatile memory devices and, in particular, NAND and NOR architecture Flash memory.
REFERENCES:
patent: 5257225 (1993-10-01), Lee
patent: 5357463 (1994-10-01), Kinney
patent: 5768287 (1998-06-01), Norman et al.
patent: 6188613 (2001-02-01), Manning
patent: 6466480 (2002-10-01), Pekny
patent: 6493270 (2002-12-01), Chevallier
patent: 6657896 (2003-12-01), Hosono et al.
patent: 6882567 (2005-04-01), Wong
patent: 6898126 (2005-05-01), Yang et al.
patent: 7050334 (2006-05-01), Kim et al.
patent: 2004/0109352 (2004-06-01), Lee et al.
patent: 2004/0237000 (2004-11-01), Keays
patent: 2005/0057966 (2005-03-01), Nazarian
patent: 2 308 701 (1997-07-01), None
H. Shiga et al., A Sampling Weak-Program Method to Tighten Vth-distribution of 0.5V for Low-Voltage Flash Memories, Symposium on VLSI Circuits Digest of Technical Papers, 1999, pp. 33-36.
Dinh Son
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Nguyen Nam
LandOfFree
Program method with optimized voltage level for flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Program method with optimized voltage level for flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program method with optimized voltage level for flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4206106