Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-10-22
2010-12-21
Pham, Ly D (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185110, C365S185120, C711S202000
Reexamination Certificate
active
07855916
ABSTRACT:
A nonvolatile memory system is described with novel architecture coupling nonvolatile storage memory with random access volatile memory. New commands are included to enhance the read and write performance of the memory system.
REFERENCES:
patent: 4811303 (1989-03-01), Hirai
patent: 5361227 (1994-11-01), Tanaka et al.
patent: 6023781 (2000-02-01), Hazama
patent: 6522586 (2003-02-01), Wong
patent: 6614703 (2003-09-01), Pitts et al.
patent: 7099215 (2006-08-01), Rotenberg et al.
patent: 7286401 (2007-10-01), Ishimaru et al.
patent: 7324385 (2008-01-01), Mobley et al.
patent: 7433258 (2008-10-01), Rao
Numonyx, White Paper entitled “Designing a cellular low power DDR non-volatile memory system,” circa Jul. 1998, pp. 1-4 (copy attached).
Toshiba, “NAND Flash Applications Design Guide,” Revision 1.0, Apr. 2003, pp. 6-17 (copy attached).
Samsung, Flash Memory Product Specification K9F1G08X0A, pp. 1-10 (copy attached), Jan. 2006.
Micron, “Technical Note NAND Flash Performance Increase Using the Micron—Page Read Cache Mode Command,” TN-29-01 Rev. E, May 2007, pp. 1-7 (copy attached).
Cummings, P.C. Eugene M.
Pham Ly D
LandOfFree
Nonvolatile memory systems with embedded fast read and write... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory systems with embedded fast read and write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory systems with embedded fast read and write... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4200941