Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-04-24
1996-09-17
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518525, 36518511, 36518512, G11C 700
Patent
active
055575684
ABSTRACT:
A non-volatile semiconductor memory device includes a flip-flop circuit for holding write data in one of first and second states. A bit line is connected to the flip-flop circuit via a switching element, and a transistor charges the bit line. A non-volatile memory cell, connected to the bit line and having a MOS transistor structure, stores data when a threshold thereof is set in one of first and second threshold ranges, wherein at the time of a write mode the threshold of the memory cell is shifted from the first threshold range towards the second threshold range while the flip-flop circuit remains in the first state and the shift of the threshold is not effected while the flip-flop circuit remains in the second state, and at the time of a verify mode following the write mode the bit line is kept at a charge potential by the charging transistor while the threshold remains in the second threshold range. A data setting circuit for connects one of first and second signal nodes of the flip-flop circuit to a predetermined potential when the bit line is at the charge potential in the verify mode, thereby setting the flip-flop circuit in the second state irrespective of the state prior to the verify mode.
REFERENCES:
patent: 4943962 (1990-07-01), Imamiya et al.
patent: 4958317 (1990-09-01), Terada et al.
patent: 5105384 (1992-04-01), Noguchi et al.
patent: 5293350 (1994-03-01), Kim et al.
patent: 5299162 (1994-03-01), Kim et al.
patent: 5414658 (1995-05-01), Challa
Tanaka et al., "A Quick Intelligent Program Architecture for 3V-only NAND-EEPROMs", 1992 Symposium on VLSI Circuits, Digest of Technical Papers, 4 Jun. 1992, IEEE, New York, USA, pp. 20-21.
Itoh Yasuo
Iwata Yoshihisa
Miyamoto Junichi
Kabushiki Kaisha Toshiba
Le Vu A.
Nelms David C.
LandOfFree
Non-volatile semiconductor memory device with verify mode for ve does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device with verify mode for ve, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device with verify mode for ve will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-419225