Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2006-03-01
2010-02-16
Hjerpe, Richard (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S087000
Reexamination Certificate
active
07663586
ABSTRACT:
A reference voltage generation circuit, including: first to Jth (J is an integer greater than one) gamma correction data registers in which gamma correction data for generating a plurality of reference voltages is set; and a reference voltage select circuit which selects K select voltages from first to Lth (L is an integer greater than two, and K is a natural number smaller than L) select voltages arranged in potential descending order or potential ascending order and outputs the K select voltages as first to Kth reference voltages in potential descending order or potential ascending order, based on the gamma correction data set in one of the first to Jth gamma correction data registers, wherein the first to Kth reference voltages are output as the reference voltages.
REFERENCES:
patent: 6014122 (2000-01-01), Hashimoto
patent: 6020869 (2000-02-01), Sasaki et al.
patent: 6078276 (2000-06-01), Signell et al.
patent: 6100879 (2000-08-01), Da Costa
patent: 6459416 (2002-10-01), Sasaki et al.
patent: 6538630 (2003-03-01), Tanaka et al.
patent: 6727874 (2004-04-01), Okuzono
patent: 6778163 (2004-08-01), Ozawa
patent: 6801178 (2004-10-01), Nitta et al.
patent: 7023458 (2006-04-01), Kudo et al.
patent: 7193637 (2007-03-01), Kudo et al.
patent: 7317461 (2008-01-01), Uchida et al.
patent: 7391398 (2008-06-01), Inoue
patent: 7443369 (2008-10-01), Takahashi et al.
patent: 7511693 (2009-03-01), Kudo et al.
patent: 2002/0036609 (2002-03-01), Kajihara et al.
patent: 2003/0151577 (2003-08-01), Morita
patent: 2003/0151578 (2003-08-01), Morita
patent: 2003/0151616 (2003-08-01), Morita
patent: 2003/0151617 (2003-08-01), Morita
patent: 2004/0179027 (2004-09-01), Nakai et al.
patent: 2008/0088259 (2008-04-01), Uchida et al.
patent: 2009/0184985 (2009-07-01), Kudo et al.
patent: 03-59595 (1991-03-01), None
patent: 05-066738 (1993-03-01), None
patent: 06-202578 (1994-07-01), None
patent: 11-202834 (1999-07-01), None
patent: 2002-41004 (2002-02-01), None
patent: 2002-509621 (2002-03-01), None
patent: 2002-156948 (2002-05-01), None
patent: 2002-258813 (2002-09-01), None
patent: 2002-366112 (2002-12-01), None
patent: 2003-066915 (2003-03-01), None
patent: 2004-126626 (2004-04-01), None
patent: 2004-233743 (2004-08-01), None
patent: 2005-010520 (2005-01-01), None
patent: 2005-49418 (2005-02-01), None
Harness & Dickey & Pierce P.L.C.
Hjerpe Richard
Seiko Epson Corporation
Webb Dorothy
LandOfFree
Reference voltage generation circuit, display driver,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reference voltage generation circuit, display driver,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reference voltage generation circuit, display driver,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4190821