DLL clock signal generating circuit capable of correcting a...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S175000

Reexamination Certificate

active

07737745

ABSTRACT:
A DLL (Delay Locked Loop) clock signal generating circuit includes a duty correction buffer for receiving a first clock signal and a second clock signal, producing a first internal clock signal and a second internal clock signal, and correcting duty ratios of the first and second internal clock signals based on a reference signal which is controlled by a duty ratio of the first internal clock signal, and an edge trigger unit for a DLL clock signal which has a first level when the first internal clock signal is activated and which has a second level when the second internal clock signal is activated.

REFERENCES:
patent: 6822494 (2004-11-01), Kim
patent: 6853226 (2005-02-01), Kwak et al.
patent: 6943602 (2005-09-01), Lee
patent: 6963235 (2005-11-01), Lee
patent: 7525364 (2009-04-01), Ariyoshi et al.
patent: 7548101 (2009-06-01), Shim
patent: 2007/0069776 (2007-03-01), Hur
patent: 2007/0069781 (2007-03-01), Kim et al.
patent: 2008/0042705 (2008-02-01), Kim et al.
patent: 2008/0136476 (2008-06-01), Ku
patent: 2008/0201596 (2008-08-01), Cho
patent: 2008/0239846 (2008-10-01), Ku
patent: 2008/0272815 (2008-11-01), Yeo et al.
patent: 2009/0058483 (2009-03-01), Shin et al.
patent: 2009/0115459 (2009-05-01), Kwon et al.
patent: 2009/0116315 (2009-05-01), Choi
patent: 2009/0146706 (2009-06-01), You
patent: 2009/0231006 (2009-09-01), Jang et al.
patent: 2005-020686 (2005-01-01), None
patent: 1020030052650 (2003-06-01), None
patent: 1020070046341 (2007-05-01), None
patent: 1020080007796 (2008-01-01), None
patent: 1020080014457 (2008-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

DLL clock signal generating circuit capable of correcting a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DLL clock signal generating circuit capable of correcting a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DLL clock signal generating circuit capable of correcting a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4189403

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.